A Merged H-Bridge Based Switched Tank Converter for Front-End Voltage Regulator Modules

Jiawei Liang, Haoyu Wang, Senior Member, IEEE, and Hengzhao Yang
School of Information Science and Technology
ShanghaiTech University, Shanghai, China
Shanghai Engineering Research Center of Energy Efficient and Custom AI IC
wanghy@shanghaitech.edu.cn

Abstract—In this paper, a merged H-bridge based switched tank converter is proposed to serve as the front end non-regulated stage of voltage regulator modules. To achieve an n:1 voltage step down ratio, only n+4 switches are required. The proposed converter maintains good soft-charging and soft-switching performances, which effectively mitigate the switching loss. No bulky transformer is required. The design considerations of the tolerance of resonant components is also presented. A small deadband and symmetrical printed-circuit-board design are dedicated to compensating the deviation of resonant frequency caused by tolerance in resonant components. Zero current switching is achieved among all MOSFETs. The low switch count and zero current switching performance facilitate both high power density and high efficiency of the designed prototype. Steady-state circuit analysis is briefed and the simulation model is established to verify the analysis. To verify the proposed concept, a hardware prototype that converts 48 V to 8 V is designed and tested. The maximum output current can reach 28 A, and the peak efficiency is 97.11% at 6.2 A output.

Index Terms—switched-tank converter, high efficiency, resonant, soft-charging, zero current switching.

I. INTRODUCTION

Nowadays, emerging information technologies such as 5G communication, big data, and artificial intelligence are boosting a fast-growing power consumption in data centers [1]. In data centers, terminal loads such as memory and computing units operate at a very low logic voltage (1 V-1.8 V), which makes it challenging to optimize the design of the load side voltage-regular-modules (VRM). For the VRM, a popular power architecture is 48 V distribution bus-based two-stage structure. A non-regulated converter is utilized in the front end to convert the 48 V to an intermediate voltage (e.g. 5 V-12 V), and a point-of-load (PoL) converter is employed in the back end to regulate the intermediate voltage to 1 V-1.8 V for terminal loads. For the front-end non-regulated converters, high conversion efficiency, high power density, and low cost are the major desired features.

In the front end, full bridge LLC resonant converter [2] is a popular candidate due to its zero-voltage-switching (ZVS) for primary side MOSFETs and zero-current-switching (ZCS) for secondary side diodes. However, at light load, a large circulating current in the LLC transformer degrades the conversion efficiency. Moreover, the LLC transformer is bulky, which degrades the power density. As an alternative, switched capacitor converter (SCC) based solutions are proposed [3]–[6]. In SCC, only capacitors are employed to transfer energy; the magnetic components are eliminated. Hence, the power density can be effectively enhanced. However, harsh transient currents might occur when the capacitors are reconfigured, which leads to severe charge redistribution loss. Correspondingly, small inductors can be inserted into SCC to better shape the transient currents. In [7], a switched-tank converter (STC) is proposed to serve as the front stage non-regulated converter. In STC, small inductors resonate with the corresponding capacitors, which facilitates a soft charging of capacitors. ZCS of all MOSFETs is achieved, which effectively reduces the device switching loss. However, to achieve an n:1 voltage step-down ratio, 3n-2 MOSFETs are required. The high MOSFETs count leads to both increased cost and large circuit size.

To improve, this paper proposes a new switched tank converter for front-end VRMs. Different conversion ratios can be achieved by customizing the wing-side switch networks. With different wing-side switch networks, the bridge side always utilizes a fixed H bridge structure. This converter can operate under ZCS, which is more beneficial than ZVS in high current applications. Compared with conventional STC converter, the merged H bridge based STC converter can achieve the same conversion ratio with a much lower switch count. This helps reduce the power loss, material cost, and circuit size. Basic converter operation is analyzed and the simulation of the proposed merged H bridge-based STC converter has been carried out to verify the concept. A 48 V-to-8 V, fixed ratio converter prototype is built and tested to verify the theoretical analysis.

The rest of the paper is organized as follows. Section II introduces the proposed converter along with its steady-state operation and presents the steady-state analysis of important waveforms in a design-oriented manner. In Section III, the simulation model of the proposed converter is carried out with Simulink platform. Moreover, a 48 V input to 8 V/28 A output hardware prototype is developed and the experimental results are demonstrated. Finally, the conclusion is given in Section IV.
II. OPERATION PRINCIPLE AND ANALYSIS

A. Proposed Converter and Operating Principle

Fig. 1 shows the schematic of the proposed converter with 6:1 conversion ratio. The proposed STC converter can be derived from the typical 6:1 STC converter reported in [8] by merging five half bridges on the bridge side into one H-bridge. Generally, an STC converter with an $n:1$ conversion ratio requires $n$ switches on the wing side and $2n-2$ switches on the bridge side [8]. However, on the bridge side, multiple branch currents share the same direction and one common convergence point. This means one H-bridge is sufficient to achieve the same operating modes without affecting circuit performance. Therefore, the proposed converter can achieve the same conversion ratio with much fewer switches, which facilitates higher power density and lower switching loss.

The circuit operation can be divided into two modes. All the switches can be divided into two groups, which are odd (blue) group and even (red) group. Switches with identical color are driven by the same PWM signal. Two 50% duty cycle complementary PWM signals with certain deadband are utilized to drive all the switches. The key waveforms of gate signals switch currents and voltages, inductor currents, and capacitor voltages are illustrated in Fig. 2. The operation modes neglecting the dead time are analyzed as follows:

1) Mode I ($t_0-t_1$): Odd (blue) switches are on, even (red) switches are off, input voltage source $V_{in}$ charges resonant capacitor $C_0$ and $C_{out}$, non-resonant capacitor $C_4$ charges $C_3$ and $C_{out}$ and $C_2$ charges $C_1$ and $C_{out}$.

2) Mode II ($t_1-t_2$): Even (red) switches are on, odd (blue) switches are off, resonant capacitor $C_5$ charges non-resonant capacitor $C_4$ and $C_{out}$, $C_3$ charges $C_2$ and $C_{out}$, and $C_1$ charges $C_{out}$.

When the switching period is over, the resonant current reaches zero. The switching frequency is equal to resonant frequency so that the switching transition and resonant current are in phase. This ensures a zero current switching with reduced switching loss,

$$f_s = f_r = \frac{1}{2\pi \sqrt{L_r C_r}} \quad (1)$$

where $f_s$, $f_r$, $L_r$, and $C_r$ are the switching frequency, resonant frequency, resonant inductance, and resonant capacitance in the resonant tank, respectively.

B. Electrical Rating Comparison

The capacitor voltages satisfy $V_n = nV_o$ ($n=1,2,\ldots,5$). The voltage stresses of the switches $S_1, S_6-10$ are $V_o$ and the switches $S_{2-5}$ have the voltage stress $2V_o$.

The voltage stresses of switches among various 6:1 hybrid/resonant switched-capacitor converter (SCC) topologies are compared. Table I indicates that the proposed converter has the lowest voltage stress.

C. Resonant Tank Design Considerations

For the proposed STC converter, designing the parameters of the resonant tank is very critical. To select proper resonant inductance and capacitance, the waveforms of the current and voltage for inductors and capacitors should be analyzed. The equivalent circuits are shown in Fig. 3. The resonant inductor current $i_{L_r}(t)$ can be derived,

$$i_{L_r}(t) = I_{peak} \sin(\omega_r t) = \frac{P_o}{6V_o} \sin(\omega_r t) \quad (2)$$
Then the voltage of the resonant capacitor $v_{Cn}(t)$ ($n = 1,3,5$) can be calculated by solving the following differential equations,

$$
\begin{align*}
  v_{Cn}(t) + L_r \frac{di_{Lr}(t)}{dt} &= nV_o \\
  i_{Lr}(t) &= i_{Cn}(t) = C_n \frac{dv_{Cn}(t)}{dt} \\
  v_{Cn}(t) &= nV_o - \frac{\pi \omega_r L_r P_o}{6V_o} \cos(\omega_r t) \\
  \Delta v_{Cn} &= \frac{2\pi \omega_r L_r P_o}{6V_o}
\end{align*}
$$

(3)

where $nV_o$ is the average voltage across the $n^{th}$ resonant capacitor. The resonant inductor current and capacitor voltage expressions show that the inductor current and capacitor voltage ripples are affected by resonant inductance, resonant frequency, and output power.

**D. Tolerance of Resonant Components**

In the theoretical analysis, all the resonant tanks are considered to have the same resonant frequency since the resonant components of all resonant tanks are identical. Therefore, the proposed converter can achieve ZCS as long as the switching frequency is matched to the resonant frequency. However, in practice, once there is a small error in the resonant parameters, ZCS will be lost. There are many factors that can cause the mismatch of the resonant parameters in different resonant loops. Firstly, it is not easy to ensure that all of the resonance capacitors and inductors have identical values. Even if the manufacturer has strict quality control and advanced manufacturing processes, the tolerance of capacitors and inductors still can not be ignored. Secondly, the parasitic components such as printed-circuit-board (PCB) inductors may also change the resonant parameters in the loop. The above two factors affect the resonant frequency, which causes the loss of ZCS operation and increases the loss. Specially, the ZCS-type SCC converter must be designed to handle this tolerance in massive production. Some references [8], [10] have mentioned this problem, and the general method is to add a deadband during the switching transition to reset all inductor currents. In order to calculate the dead time, it is assumed that the resonant inductance and capacitance are both around the nominal value $\pm 5\%$. Fig. 4 shows the waveforms of the minimum resonant period, the nominal resonant period, and the maximum resonant period. Then, the minimum deadtime $t_{d,min}$ can be estimated as,

$$
\begin{align*}
  t_{d,min} &= \frac{1}{2}(T_{max} - T) = \pi \sqrt{L_r C_r} \sqrt{C_{r,\text{max}}} - \pi \sqrt{L_r C_r} \\
  &= (1 + 5\%)\pi \sqrt{L_r C_r} - \pi \sqrt{L_r C_r} = 5\%\pi \sqrt{L_r C_r} \\
  &= 2.5\%T
\end{align*}
$$

(5)

where $T$ and $T_{max}$ are the nominal resonant period and the maximum resonant period, respectively.

Furthermore, the symmetrical PCB design of all resonant loops are also essential to minimize the influence of parasitic parameters.

**E. Power Loss Analysis**

The power loss is an important consideration in selecting suitable components and designing the PCB. Moreover, lower
power loss means higher conversion efficiency which is a vital figure of merit to evaluate the performance of the converter. As shown in Eq. (6), the total power loss includes the gate drive loss, conduction loss and switching loss of the MOSFETs, conduction loss of the capacitors and inductors, and PCB loss.

\[
P_{\text{loss}} = P_{\text{mos}} + P_{\text{cap}} + P_{\text{inductor}} + P_{\text{pcb}}
\]

\[
P_{\text{mos}} = P_{\text{gate}} + P_{\text{cond}} + P_{\text{sw}}
\]

Typically, the gate drive loss of MOSFETs can be estimated as,

\[
P_{\text{gate}} = V_{gs}Q_{g}f_{s}
\]

where \(V_{gs}\) is drive voltage of MOSFETs, \(Q_{g}\) is the gate charge of MOSFETs, and \(f_{s}\) is the switching frequency. The conduction loss of MOSFETs can be calculated using Eq. (8).

\[
P_{\text{cond}} = I_{\text{rms}}^{2}R_{on}
\]

where \(R_{on}\) is the on-resistance of the MOSFETs. Since all of the switches operate with ZCS, the switching loss is caused by the output capacitor. When the MOSFETs is off, the output capacitor of MOSFETs will be charged, and these charges will be dissipated within the MOSFETs when the MOSFETs turn on. Thus, the switching loss can be expressed as,

\[
P_{\text{sw}} = C_{\text{oss}}V_{ds}f_{s}
\]

where \(C_{\text{oss}}\) and \(V_{ds}\) are the output capacitance and the drain-to-source voltage of MOSFETs, respectively.

The power loss of capacitors and inductors is mainly the conduction loss due to their equivalent series resistance (ESR). The ESR of capacitor can be reduced by paralleling multiple small capacitors. The PCB power loss distribution and estimation can be carried out via finite-element-analysis (FEA) software.

### III. Simulation and Experimental Results

#### A. Simulation Results

In order to validate the operating principle, the proposed converter with a 6:1 conversion ratio is simulated in Simulink. The key parameters are listed in Table II. Fig. 5 shows the simulation results of the proposed converter. The voltage stresses of MOSFETs are 8 V (\(S_{1,6-10}\)) and 16 V (\(S_{2,5}\)), respectively. The current stresses of MOSFETs are 13 A (\(S_{4,6}\)), 26 A (\(S_{8,9}\)), and 39 A (\(S_{7,10}\)), respectively. The average voltages of capacitors \(C_{1-5}\) are 8 V, 16 V, 24 V, 32 V, and 40 V, respectively. When the switching frequency is close to the resonant frequency, the resonant current reaches zero at the switch transitions which means the switches can achieve ZCS operation.

#### B. Experimental Results

A hardware prototype based on the proposed concept has been built to verify the 6:1 conversion ratio and ZCS operation. Its top and bottom views can be found in Fig. 6. The main power circuit, gate driver circuit and isolated power circuit are all installed on the main PCB. The dimension of the prototype is \(3.26 \times 3.23 \times 0.67\) in\(^3\), and the main power area size is \(2.56 \times 1.82 \times 0.54\) in\(^3\). The components used in this prototype are listed in Table III. DSP TMS320F28379 is used as the digital controller to generate the pulsewidth modulation signals. The prototype operates at 255 kHz, 48 V input and 8 V/28 A output with a 100 ns dead time. The experimental

![Fig. 5. Simulation results: (a) voltage/current waveforms of switches and current waveforms of inductors; (b) voltage waveforms of capacitors.](image-url)
results are captured in Fig. 7-10. Fig. 7 shows the current waveforms of three resonant inductors. All current waveforms are almost identical due to 1) each resonant tank adopts identical resonant parameters; and 2) the current loops in the PCB layout are highly symmetrical. The resonant capacitor voltage waveforms are shown in Fig. 8. The ripple voltages of three resonant capacitors are nearly identical. The non-resonant capacitor voltages can be considered as dc voltage, and the measured input voltage and output voltage exhibit a 6:1 conversion ratio, as shown in Fig. 9. To demonstrate ZCS operation intuitively, the scaled resonant inductor current and gate drive signal are illustrated in Fig. 10. The resonant current reaches zero at the switch transition point which indicates ZCS operation is achieved.

The conversion efficiency of the designed prototype is evaluated in different output currents at 255 kHz switching frequency. Fig. 11 shows the efficiency curve versus output current. When the output current is small, the fixed power loss such as switching loss dominates the total loss. As the output current increases, the efficiency gradually improves. When the output current increases to 6.2 A, 97.11% peak efficiency is captured. Then, the total loss is mainly composed of conduction loss caused by the equivalent series resistance frequency.
of the loops. The efficiency begins to decrease as the output current increases.

IV. CONCLUSIONS

In this paper, a merged H-bridge based STC converter is proposed for front-end VRMs. It can achieve the same conversion ratio as conventional STC converter or other resonant switched-capacitor converters with fewer switches, thereby improving power density and efficiency. The proposed converter provides several advantages including: a) all the MOSFETs operate with ZCS which is more beneficial than ZVS in high current applications; b) fewer switches lead to higher power density and lower switching loss; c) easy open-loop control with a pair of 50% duty cycle complementary gate signals. The simulation and experimental results are presented to validate the analysis. Moreover, a small deadband and symmetrical PCB design make all the MOSFETs operate with ZCS to reduce the switching loss. A 48 V input to 8 V/28 A output hardware prototype is designed and tested. The peak efficiency is 97.11% at 6.2 A output. In the future, a more compact converter prototype with smaller parasitic parameters and more layers of PCB will be designed to further improve efficiency and power density.

REFERENCES