A SiC-Based Highly Integrated Bidirectional AC/DC Converter for PEV Charging Applications

Mingde Zhou, Liang Yu, and Haoyu Wang
School of Information Science and Technology
ShanghaiTech University, Shanghai, China
wanghy.shanghaitech@gmail.com

Abstract—High power density with low hardware cost is one of the driving forces in the evolution of plug-in electric vehicles (PEVs) onboard chargers. To achieve this target, this paper proposes a highly integrated ac/dc converter for PEV charging applications. In the proposed structure, a single-phase bidirectional totem-pole power-factor-correction (PFC) converter is implemented mainly using the existing components in the driving system. The motor drive and windings are reused as switches and inductors, respectively. Therefore, the hardware cost of the onboard charger is significantly reduced. SiC semiconductors are employed to resolve the reverse recovery issues. The proposed converter is featured with reduced components count, reduced input current ripples, and bidirectional power flow. Circuit analysis and design considerations are detailed. A 500 W bidirectional ac/dc converter prototype is designed and tested to verify the concept.

Keywords—Bidirectional, PEV charging, SiC, totem pole.

I. INTRODUCTION

To charge the onboard battery pack of the plug-in electric vehicles (PEVs), an ac/dc converter is required in the onboard charger [1]–[4]. This converter rectifies the grid-side ac voltage to a dc voltage on the dc link and maintains a unity power factor. Generally, high power density and low hardware cost are among the major desired features in designing this ac/dc converter. For vehicle-to-grid (V2G) enabled onboard chargers, bidirectional power flow is also required [5]. However, in conventional bridged ac/dc converters, the diode loss is substantial [6], [7]. Therefore, bridgeless Boost and its derived topologies are the emerging technology utilized in this ac/dc PFC converter [8].

Among bridgeless boost topologies, totem-pole ac/dc maintains the lowest components count, exhibits low common-mode noise, and can achieve bidirectional power flow [8]. However, it suffers from severe reverse recovery issues in continuous conduction mode induced by silicon MOSFETs [9]. While deploying SiC power MOSFETs could effectively mitigate this issue. Thus, recent progress in commercialized wide band-gap power semiconductors revitalizes the bridgeless totem-pole PFC topology in various applications [10], [11].

On the other hand, topology reuse enhances the power density and reduces the hardware cost of the PEV onboard charger. Fig. 1 shows the typical powertrain of the PEV with the regenerative braking feature. Recently, the concept of an integrated charger has drawn intensive research attention. In [12], a multifunctional onboard PEV battery charger is proposed. The full-bridge in the front-end ac/dc PFC converter is reused as the bidirectional dc/dc converter, which links the auxiliary battery into the dc bus. In [13], a three-phase onboard charger that is integrated with the propulsion system of PEV is presented. It is constructed by connecting an add-on three-phase power electronic interface to the propulsion system. In [14], a bidirectional dc/dc converter is proposed to be reused both in the charging and driving modes. In [15], a bidirectional onboard charger integrated with the accessory power converter is proposed. The segmented traction drive system is utilized as the front-end converter. In [16], two traction drive systems are series-connected to act as the front end ac/dc. An inductor-diode circuit is introduced to reduce the common-mode noise. In [17], a high voltage battery-powered dual traction drive system is utilized to realize the front-end stage with a programmable power factor to generate real and reactive power. Generally, the hardware of the powertrain can be reused in the onboard charging system with the integrated chargers. Therefore, the system power density can be further enhanced.

In this paper, a highly integrated ac/dc converter is proposed for PEV charging systems. The schematic of the proposed converter is plotted in Fig. 2. The switches of the three-phase bridge in the motor drive are reused in the interleaved totem-pole Boost PFC converter, while the windings of the permanent magnet synchronous motor are reused as the inductors. The proposed integrated ac/dc PFC converter has the following advantages: a) reverse recovery issues mitigated by the SiC semiconductors, b) minimized components count with the highest level of integration, c) canceled input current ripples due to the interleaving structure, d) improved common-mode noise with totem-pole configuration, and e) bidirectional power flow.
\[ v_n = v_{ac} + v_{rel} + v_{re2}, \]  
\[ v_{Lo} = \frac{2v_{ac} - v_{rel} - v_{re2}}{3}. \]  

Since \( v_{rel} \) and \( v_{re2} \) have 180° phase shift, \( v_n \) changes twice in a switching period. Thus, \( D_1 = D_5 \) and \( D_2 = D_6 \). The current ripple frequency of \( i_s \) is strictly equals 2\( f_c \). Consider the volt-second \( \lambda \) on \( L_o \):

\[
\lambda = \begin{cases} 
\frac{2v_{ac} - v_n}{3} & , \quad d < 0.5 \\
\frac{2v_{ac} - v_n}{3} & , \quad (1-d) + \frac{2v_{ac} - v_n}{3}(d-0.5), \quad d \geq 0.5 
\end{cases}
\]  

With the volt-second balance, the dc gain is derived in (4).

\[
G = \frac{v_n}{v_{ac}} = \frac{1}{1-d}. \]  

According to (3), the input current ripple is in (5).

\[
\Delta i_a = \Delta i_n = \begin{cases} 
\frac{v_n(1-2d)T_s}{6L} , & d < 0.5 \\
\frac{v_n(1-d)(2d-1)T_s}{6L} , & d \geq 0.5 
\end{cases}
\]

Similarly, the ripple current on inductor \( L_b \) and \( L_c \) can also been derived in (6).

\[
\Delta i_b = \Delta i_c = \begin{cases} 
\frac{v_n(2-d)T_s}{6L} , & d < 0.5 \\
\frac{v_n(1-d^2)T_s}{6L} , & d \geq 0.5 
\end{cases}
\]

Compared with the single phase boost situation whose ripple current is shown in (7).

\[
\Delta i_{sp} = \frac{d(1-d)T_s}{L} v_n. \]  

The normalized ripple current is defined as follows. For interleaved boost inductors \( L_b \) and \( L_c \), the normalized ripple current \( \Delta i_{bc} \) is in (8). For the input current, \( \Delta i_{in} \) is shown in (9).

\[
\Delta i_{in,bc} = \Delta i_i / \Delta i_{sp} = \Delta i_b / \Delta i_{sp} \]  

\[
\Delta i_{in} = \Delta i_i / \Delta i_{sp} = \begin{cases} 
\frac{(1-2d)}{2-d} , & d < 0.5 \\
\frac{(2d-1)}{2-d} , & d \geq 0.5 
\end{cases}
\]

In comparison with the conventional single-phase Boost PFC and two-phase interleaved Boost PFC converters, the input current of the proposed converter can be reduced. This ripple cancelation effect is plotted in Fig. 5.
To achieve a unity power factor, the average input current can be derived as (10).

\[ I_{av} = \frac{V_o^2}{R_{V_o}(t)} = \frac{V_o}{R(1-d)}. \] (10)

The maximum and minimum current of the proposed converter can be derived in (11-12).

\[ I_{n,\text{max}} = \frac{V_o}{R(1-d)} \left( \frac{1-2d}{6L} v_o \right) dT_s, \quad d < 0.5 \] (11)
\[ I_{n,\text{min}} = \frac{V_o}{R(1-d)} \left( \frac{1-2d}{6L} v_o \right) dT_s, \quad d \geq 0.5 \] (12)

Accordingly, the components current stresses can be evaluated based on the current ripple and average current.

III. CONTROL STRATEGY

The proposed converter deploys a dedicated control strategy to regulate the output voltage, suppress the total harmonic distortion (THD), and ensure a high power factor. The utilized control strategy in ac/dc PFC mode is illustrated in Fig. 6. There are two PI compensation loops. The inner loop regulates the input current and power factor. The outer loop regulates the dc-link voltage.

A digital phase-locked loop (PLL) with zero detection and counter is used to obtain a standard sinusoidal signal with the same frequency and phase information from the grid voltage. Using this signal as a reference, we can eliminate the sensing noise induced by switching devices, reduce THD, and improve the system power factor.

The output voltage is compared with the reference voltage. The difference passes through the PI compensator of the voltage loop to get the equivalent admittance seen from the grid. It is multiplied by the standard sinusoidal signal \(v_{n,\text{ref}}\) to generate the current reference. The present averaged input current is compared with the current reference and feed the result into the inner loop PI compensator to generate the applied duty cycle.

In summary, the amplitude of the averaged input current reference is adjusted to meet the required voltage output. Correspondingly, the output duty cycle will change to achieve a sinusoidal current signal.

IV. SIMULATION RESULTS

To verify the feasibility of the proposed concepts, this work simulates the closed-loop system. The simulation parameters are as follows: the input voltage is 220 Vrms, 60 Hz. The output voltage is 450 Vdc, and the delivered power is 500W. \(f_s\) is 50 kHz. The sampling frequency and control frequency of the closed-loop system is the same as \(f_s\).

The closed-loop simulation is shown in Fig. 7. The input voltage is in phase with the input current. The power factor is approximately equal to one. Fast Fourier transform (FFT) analysis of the input current is shown in Fig. 8. The THD of the input current is 2.67%.

V. EXPERIMENT RESULTS

A 500W rated bidirectional ac/dc converter prototype is designed and tested. Parameters are summarized in Table I.

<table>
<thead>
<tr>
<th>Name</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>(S_1, S_2)</td>
<td>C3D10060A</td>
</tr>
<tr>
<td>(L_c, L_a, L_b)</td>
<td>0.7mH</td>
</tr>
<tr>
<td>dc-link capacitor (C)</td>
<td>1mF</td>
</tr>
<tr>
<td>(f_s)</td>
<td>50kHz</td>
</tr>
<tr>
<td>AC side voltage</td>
<td>220Vrms, 60Hz</td>
</tr>
<tr>
<td>Controller</td>
<td>DSPACE-MicroLabBox</td>
</tr>
</tbody>
</table>
Fig. 9 provides the picture of the experimental setup. In PFC mode, the waveforms are captured in Fig. 10. It can be seen that the input voltage and the input current are in phase. The current waveform is a sinusoidal wave. It can be seen that the input current is in phase with the input voltage. The output voltage is about 400 V, the output power is 500 W, and the corresponding power factor is 0.98. In this case, the boost ratio is relatively low. According to the circuit characteristics of PFC, when the boost ratio is low, its PF will be relatively low due to the high amplitude ripple current, so the power factor of 0.98 is acceptable.

The proposed converter can realize bidirectional energy flow. The feasibility of the PFC function in the charging process has been verified. When SPDT is in position 2, the battery pack can deliver ac power to an external load. The converter functions as an inverter. In our experiment, a resistive load is adopted. The entire system is equivalent to an inverter operating in island mode. To verify the feasibility of the circuit, the grid voltage was collected and used as a reference signal. The realization of the inverter is to regulate the power by controlling the phase relationship between current and grid voltage. Fig. 11 shows the ac current, ac voltage, and gate signal of switch $S_1$. In this case, the battery voltage is 400 V, the ac voltage is 220 Vrms, and the output power is 500 W. Due to the resistive load, the ac current and voltage are in phase. As indicated by the experimental results, the output current is a standard sinusoidal waveform. The phase difference between the grid voltage and current is 180 degrees, which is equivalent to the grid obtaining energy from the battery. This shows that the system can realize V2G function.

The motor characteristics have a great influence on the converter performance. Since the windings of the motor are used as inductors, $f_i$ directly affects the operating characteristics of the motor. To further explore the influence of $f_i$ on system performance, the designed prototype is tested with different $f_i$. Fig. 12 shows the relationship between power factors and different switching frequencies. A higher $f_i$ helps to achieve a better sinusoidal averaged input current. By increasing $f_i$, the power factor can be effectively improved.

In this work, motor windings are used as inductors. With high $f_i$, the eddy currents in both windings and core are large, which conflicts with the improvement of efficiency. Moreover, the inductor may change with the operating point of the motor due to hysteresis permeability. The solution is to use high-performance motors. However, in our experiment, the used motor performance is not superior. This puts an upper bound to $f_i$. Hence, the experimental power factor is not very ideal.

Another reason for non-ideal power factor is the zero-crossing distortion of the input current. According to the experimental waveform, it can be found that the input current has a plateau at the zero-crossing point. There are many spikes in the current waveform, inducing high-order harmonic components. This jeopardizes the THD of the input current and reducing the power factor.

Fig. 13 shows experimentally measured efficiency with the change of $f_i$. It can be found that the efficiency gradually increases as $f_i$ increases. In normal cases, increasing $f_i$ will reduce the current ripple, thereby reducing the conduction loss. Moreover, high $f_i$ corresponds to a high power factor, which means fewer harmonic components. Therefore, the circulating current in the circuit will be very small, and the resulting
Efficiency (%) vs. Switching frequency (kHz)

Fig. 13. Efficiency with different $f_s$.

conduction loss will be very low. In summary, as $f_s$ increases, the gradual increase in efficiency is in line with objective facts. This also shows that a high power factor close to unity is always desired.

VI. CONCLUSION

In this work, a bidirectional ac/dc converter is proposed for PEV charging applications. The ac/dc converter is realized mainly using the motor drive and motor windings and is featured with an extremely high degree of integration. Reduced input current ripple is achieved due to the interleaving. Circuit analysis and control strategy are detailed.

A 500W bidirectional ac/dc converter prototype is designed, simulated, and tested to validate the concept. The experimental results show that the proposed converter can achieve 0.98 maximum power factor. The peak efficiency is 82%.

REFERENCES


