Wide Voltage Range Efficiency Enhancement Scheme for Input-Parallel-Output-Series DAB Converters in 800 V DC Microgrids

Haoyu Zhang , Jiawei Liang , Student Member, IEEE, Junrui Liang , Senior Member, IEEE, Minfan Fu , Senior Member, IEEE, and Haoyu Wang , Senior Member, IEEE

Abstract—Input-parallel-output-series dual-active-bridge (DAB) converter presents an appealing approach in energy storage integrated high-voltage dc microgrids. The wide voltage range of the energy storage battery introduces significant challenges to the optimal design of the DAB converter. To cope with this issue, this article proposes a hybrid modulation scheme to enhance the wide voltage range efficiency. It combines asymmetrical pulsewidth modulation (APWM), phase-shift modulation, and coupled inductor modulation, aimed at optimizing circulating currents and extending the zero-voltage-switching (ZVS) range across wide voltage and load ranges. APWM ensures that the primary and secondary voltages are aligned through the intermediary dc blocking capacitor. Meanwhile, the coupled inductor modulation achieves an adaptive equivalent series inductance. The operational modes of this modulation scheme are outlined, with a thorough analysis of the relationship between root-mean-square (rms) current, phase shift ratio, voltage gain, and output power. Based on these insights, a control strategy is developed to extend the ZVS range with reduced rms currents. To validate the concept, a 2-kW, 100-kHz prototype is designed and tested. The prototype interfaces a 200-400 V battery port to an 800 V dc bus. Recorded efficiencies peak at 98.3% in forward mode and 98.2% in backward mode, with consistently high performance maintained across wide voltage and load ranges.

Index Terms—Bidirectional dc/dc converter, dual-active-bridge (DAB), input-parallel-output-series (IPOS), wide voltage range, zero-voltage-switching (ZVS).

I. INTRODUCTION

NERGY storage systems (ESS) are crucial components in dc microgrids, offering flexible power and energy services [1], which require high conversion efficiency. Operating at 800 V, as opposed to 400 V, significantly reduces conduction

Received 28 January 2025; revised 9 April 2025; accepted 6 May 2025. Date of publication 12 May 2025; date of current version 30 June 2025. This work was supported by the National Natural Science Foundation of China under Grant 52077140. Recommended for publication by Associate Editor M. Hartmann. (Corresponding author: Haoyu Wang.)

The authors are with the School of Information Science and Technology, ShanghaiTech University, Shanghai 201210, China, and also with the Shanghai Engineering Research Center of Energy Efficient and Custom AI IC, Shanghai 201210, China (e-mail: zhanghy2022@shanghaitech.edu.cn; liangjw@shanghaitech.edu.cn; liangjr@shanghaitech.edu.cn; fumf@shanghaitech.edu.cn; wanghy@shanghaitech.edu.cn).

Color versions of one or more figures in this article are available at $\frac{1}{100}$ https://doi.org/10.1109/TPEL.2025.3569084.

Digital Object Identifier 10.1109/TPEL.2025.3569084

losses, positioning the 800 V bus as a promising evolution for dc microgrids. However, the transition to a high-voltage bus introduces new challenges for power electronics converters, necessitating advanced design and control strategy to ensure optimal performance and efficiency.

To satisfy the high-power capability and the high-voltage stress of ESSs in 800 V dc microgrids, a modular structure is introduced to isolated converters to increase the overall current and voltage levels and the conversion efficiency. With multiple modules combined, switches' voltage and current stress can be reduced, compared with conventional single-module converters. [2] Thus, low-rating power semiconductor devices can be employed in high-power applications. Considering the seriesparallel connection forms on both sides of the modules, there are four architectures: input-parallel-output-series (IPOS) [3], [4], input-series-output-parallel (ISOP) [5], input-series-outputseries [6], input-parallel-output-parallel [7]. The parallel structure can split the current and the series structure can reduce the voltage stress of the power switches. The energy storage battery exhibits a lower voltage compared with the 800 V bus and high current under heavy load, so the IPOS structure is an ideal choice for an ESS in an 800 V microgrid [8].

Galvanically isolated dual-active-bridge (DAB) converter is commonly used as the modular converter [4], [9]. Besides, the bidirectional power flow capability and the relatively wide voltage gain range make it more suitable for battery charging and discharging scenarios [10]. The single-phase-shift (SPS) modulation is the simplest modulation scheme for DAB converters with only one control parameter. [11] The phase shift ratio between two active bridges regulates the power flow between the primary and secondary sides. When the input and output voltages are matched, the DAB converter operates at a trapezoidal inductor current waveform with minimized root-mean-square (rms) current and wide zero-voltage-switching (ZVS) range, giving rise to a high efficiency. However, in wide-range voltage scenarios, such as batteries in ESS, the ZVS feature easily gets lost at light load, and the circulating current increases [12].

To optimize the performance of a DAB converter under unmatched conditions, modulation schemes with multiple control degree-of-freedoms (DoFs) and optimized topologies for active bridges have been studied. Modulations based on phase shift, such as extended-phase-shift (EPS) [13], [14], [15], [16],

0885-8993 © 2025 IEEE. All rights reserved, including rights for text and data mining, and training of artificial intelligence and similar technologies. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

dual-phase-shift (DPS) [17], [18], and triple-phase-shift (TPS) [19], [20], have already been widely researched. These modulations introduce inner phase shifts on the primary or secondary sides to modulate the voltages. With these extra control DoFs, the rms current can be reduced [16], [18] and the ZVS range can be expanded. [15] However, these phase-shift modulations (PSMs) still encounter high rms current when the normalized voltage gain is far from the matched point, limiting the efficiency over a wide voltage range.

Besides these PSMs, other different modulations have been investigated for wide voltage range applications, in which the duty cycle of the switches is not restricted to 0.5, which provides another control freedom. In [21], dual asymmetrical pulsewidth modulation (APWM) is proposed. Two independent duty cycles help reduce the control complexity and suppress the circulating current. However, the upper switches still encounter hardswitching owing to the active-clamp-based modulation. In [22], a hybrid modulation combining APWM with PSM is introduced. With an extra dc block capacitor, the voltage match strategy is realized. By controlling the duty cycle, the voltages of two sides can always be matched on the half of a cycle, while the circulating current can be optimized and the control strategy is simple. Meanwhile, the converter has two ideal operation points at the two extreme points of the gain range, where it can operate the same as SPS with matched voltage. However, when the converter operates at the medium gain between the two extreme points, the ZVS range is still limited, which causes low efficiency. In [23], an asymmetric EPS (AEPS) plus TPS modulation is introduced to further optimize rms current and ZVS range, with three control DoFs. However, the analysis and the design of the optimization trajectory are complicated.

Apart from the optimization method for single-module DAB converters above, schemes designed for modular-structure DAB converters are also reported. In [24], an auxiliary coupled inductor connected in a paralleled full-bridge structure is introduced to extend the ZVS range. However, the coupled inductor performs as an extra component besides existing series inductors and transformers, which is essential for DAB converter, and the circuit complexity and magnetic component sizes increase. Besides, in [25], a scheme that substitutes the series independent inductors with coupled inductors connected across modules is introduced. Apart from the advantages of volume, the coupled inductor gives two different inductances under different voltage excitations over the inductor. In [26], a hybrid SPS modulation is introduced to modulate the coupled inductor and achieve optimized rms current at full load range. In [27], the converter is modulated to operate under LLC or DAB mode based on modulated the coupled inductor. However, these researches on modular DAB converters with coupled inductors mainly focus on dc transformer applications, where the voltage gains tend to

In this manuscript, to achieve enhanced efficiency over a wide voltage range, we propose a hybrid modulation scheme based on the voltage match principle for the coupled-inductor-based IPOS-DAB converter for 800 V microgrids. The circulating current and the ZVS range are optimized within a designed voltage range. At the two extreme points in the voltage range, the




Fig. 1. Schematic of IPOS-DAB converter with coupled inductor.

converter operates with fully matched SPS modulations. With the coupled inductor, two equivalent inductances can be designed at different operating conditions to optimize heavy-load current stress and the light-load ZVS range.

The rest of this article is organized as follows. Section II introduces the working principle of the proposed hybrid modulation for the IPOS-DAB based on the coupled inductor. The detailed control strategy, including ZVS condition and modulation trajectory are analyzed in Section III. Section IV introduces the design consideration of the prototype of the converter. Section V presents the experiment results. Finally, Section VI concludes this article.

II. OPERATION PRINCIPLES ANALYSIS

A. Circuit Configuration

The topology of the researched IPOS-DAB converter is plotted in Fig. 1. As shown, the converter consists of two DAB modules with an IPOS structure. A battery module serves as the input, while a high-voltage dc bus is defined as the output. In each module, two full-bridge structures are placed on the primary and secondary sides, with a 1:n transformer linking both sides. A dc block capacitor is placed in series before the transformer. The series inductors of the two modules are coupled together. The parameters of the two DAB modules, including input—output capacitors, self-inductance of the coupled inductor, dc block capacitor, and power switches, are designed symmetrically to achieve power balance.

B. Hybrid Modulation Scheme

The key steady-state waveforms of the proposed hybrid modulation scheme are plotted in Fig. 2. Basically, the modulation has two modes and the modulation of Module A is identical in both modes. The modulation of Module B is the same as Module A in Mode I, while it is complementary to Module A in Mode II. As a result, the two modes differ in modulating the voltages across the coupled inductor in each module. To simplify the analysis,




Fig. 2. Key waveforms of the proposed hybrid modulation scheme. (a) Mode I. (b) Mode II.

the modulation in Module A is detailed, and the modulation of Module B of Modes I and II can be derived easily owing to symmetry.

In the full bridge on the primary side, the two pairs of MOSFETS, $S_{1A,2A}$ and $S_{3A,4A}$, are driven complimentarily, respectively. The duty cycle of MOSFETS $S_{1A,2A}$ is set at 50%, while the duty cycle of the other pair, $S_{3A,4A}$, is extended over 50%. The redundant duty cycle is defined as the asymmetrical duty cycle D, which varies between 0 and 0.5. Between the two pairs of MOSFETS, the phase of S_{3A} leads the phase of S_{2A} with a phase shift ratio β , varying between 0 and D. Thus, the output voltage of the primary full bridge, v_{opA} , consists of four intervals with three voltage levels ($V_{\rm bat}$, 0, and $-V_{\rm bat}$). The $V_{\rm bat}$ interval occupies 0.5 of a period, while the $-V_{\rm bat}$ one occupies 0.5 -D. The two zero-voltage intervals occupy D together. The inner phase shift β modulates the phase of the $-V_{\rm bat}$ interval separating the zero-voltage interval.

On the secondary side, the MOSFETs are driven complimentarily with a 50% duty cycle. The phases of S_{5A} and S_{8A} are identical. Therefore, a 50% square waveform is generated on the transformer secondary side. Moreover, an outer phase shift ratio φ between the primary and secondary sides modulates the DAB module's power magnitude and direction. φ ranges from 0 to 0.5 and the primary side can lead or lag the secondary side.

Based on the volt–second balance of the transformer magnetizing inductor and the series inductor substituted by the coupled inductor in this design, capacitor C_{pA} blocks the dc component of v_{opA} . The dc component of v_{opA} can be derived by the mean

of the four voltage intervals

$$V_{cpA} = \frac{1}{T_s} \left[0.5 T_s V_{\text{bat}} + (0.5 - D) T_s (-V_{\text{bat}}) \right]$$

= DV_{bat} . (1)

When v_{opA} is blocked, the voltage across the inductor and transformer, v_{priA} , can be derived. Thus, the 50% positive level of v_{priA} is

$$\overline{v}_{priA,pos} = V_{bat} - V_{cpA} = (1 - D)V_{bat} = -\overline{v}_{priA,neg}$$
 (2)

where $\overline{v}_{priA,neg}$ is the average value of the negative level of the other 50% intervals, owing to the blocked dc component.

To realize the voltage match, the duty cycle D is modulated to match the average voltage of v_{priA} with $v_{{\rm sec}A}$, which satisfies the expressions

$$\begin{cases} \overline{v}_{priA,pos} = \overline{v}_{secA,pos}/n \\ \overline{v}_{priA,neg} = \overline{v}_{secA,neg}/n. \end{cases}$$
(3)

The voltage match equation is derived

$$(1-D)V_{\text{bat}} = \frac{V_{\text{bus}}}{2n}.$$
 (4)

The normalized voltage gain of a single DAB module is defined as

$$G^* = \frac{V_{\text{bus}}}{2nV_{\text{bat}}}. (5)$$

Therefore, (4) can be expressed as

$$D = 1 - G^* \tag{6}$$

which indicates that when $V_{\rm bat}$ varies, D should be modulated according to G^* to meet voltage match. For the range of D is from 0 to 0.5, the general voltage match can be achieved when $0.5 \leqslant G^* \leqslant 1$, which is the operation gain range of the converter. The rms current and ZVS range can be optimized within the gain range.

Meanwhile, it should be mentioned that when D is set 0 or 0.5, the primary bridge operates as a full-bridge or a half-bridge with a 50% duty cycle and v_{pri} and v_{sec} completely match. The converter operates as the conventional SPS modulation.

C. Coupled Inductor

The voltages across the coupled inductor can be expressed according to the fundamental circuit theory

$$\begin{cases} v_{LA} = L_A \frac{\mathrm{d}i_{pA}}{\mathrm{d}t} + M \frac{\mathrm{d}i_{pB}}{\mathrm{d}t} \\ v_{LB} = L_B \frac{\mathrm{d}i_{pB}}{\mathrm{d}t} + M \frac{\mathrm{d}i_{pA}}{\mathrm{d}t} \end{cases}$$
(7)

where L_A and L_B are the self-inductance at modules A and B, and M is the mutual inductance between the coupled windings. The equations can be rearranged as

$$\begin{cases} \frac{\mathrm{d}i_{pA}}{dt} = \frac{v_{LA} - k_c v_{LB}}{L_A (1 - k_c^2)} \\ \frac{\mathrm{d}i_{pB}}{dt} = \frac{v_{LB} - k_c v_{LA}}{L_B (1 - k_c^2)} \end{cases}$$
(8)




Fig. 3. Steady-state key waveforms of module A. Forward mode: (a) Mode A: $0 \leqslant \varphi \leqslant d$. (b) Mode B: $d \leqslant \varphi \leqslant 0.5 - D + d$. (c) Mode C: $0.5 - D + d \leqslant \varphi \leqslant 0.5$. Backward mode: (d) Mode D: $0 \leqslant \varphi \leqslant d$. (e) Mode E: $d \leqslant \varphi \leqslant 0.5 - D + d$. (f) Mode F: $0.5 - D + d \leqslant \varphi \leqslant 0.5$.

where k_c is the coupling coefficient, defined as $M/\sqrt{L_A L_B}$.

When the converter operates in Mode I, the voltages across the coupled inductor satisfy $v_{LA}=v_{LB}$. While k_c is smaller than 1 generally and the self-inductances L_A and L_B are designed the same

$$L_A = L_B = L_k \tag{9}$$

Equation (8) can be simplified as

$$\begin{cases}
\frac{di_{pA}}{dt} = \frac{v_{LA}}{L_k(1+k_c)} \\
\frac{di_{pB}}{dt} = \frac{v_{LB}}{L_k(1+k_c)}.
\end{cases} (10)$$

Then, it can be easily found that each DAB module has an equivalent series inductance

$$L_{\text{eq}I} = L_k(1 + k_c) = L_k + M.$$
 (11)

Similarly, when the converter operates in Mode II, where the voltages across the coupled inductor satisfy $v_{LA} = -v_{LB}$, (8) can be expressed as

$$\begin{cases} \frac{di_{pA}}{dt} = \frac{v_{LA}}{L_k(1 - k_c)} \\ \frac{di_{pB}}{dt} = \frac{v_{LB}}{L_k(1 - k_c)} \end{cases}$$
(12)

where another equivalent series inductance can be derived as

$$L_{\text{eq}II} = L_k(1 - k_c) = L_k - M.$$
 (13)

According to the above analysis, the coupled inductor can be modulated by the driving signals. Thus, each DAB module exhibits an adaptive equivalent series inductance between $L_{\rm eq}I$ and $L_{\rm eq}II$, by switching the operation mode of the two modules in the IPOS-DAB converter.

D. Power Transfer Characteristics

As is shown in Fig. 2, the modulations of modules A and B are identical in Mode I, while the drive signals of module B are complementary to module A in Mode II. Thus, only the modulation on module A needs to be analyzed, and the modulation on module B can be derived according to the symmetrical property.

Based on the relationship of outer phase shift ratio φ , β , and duty cycle D, six possible operating submodes for module A are plotted in Fig. 3. Fig. 3(a)–(c) shows the three modes, modulating forward power from battery to dc bus, where the primary side leads the secondary side. Fig. 3(d)–(f) shows the other three modes, modulating backward power, where the primary side lags the secondary side. In these waveforms, a variable d is defined as

$$d = \begin{cases} D - \beta, & \text{(Forward mode)} \\ \beta, & \text{(Backward mode)}. \end{cases}$$
 (14)

Thus, the variable d is the ratio of the second interval of v_{priA} in forward mode, while it is the fourth interval of v_{priA} in backward mode, as shown in Fig. 3. The inner phase shift β can be represented by d.

Mode A is taken as a case study. Based on the abovementioned voltage match (VM) principle, the asymmetrical duty cycle D is always set as $1 - G^*$. According to the charge balance of C_{pA} , the inductor current i_{pA} at different instants is derived as

$$i_{pA}(t_0) = I_B(D - 2d - 4\varphi + 4Dd + 4D\varphi - 2D^2)$$

$$i_{pA}(t_1) = I_B(D - 2d + 4\varphi + 4Dd - 4D\varphi - 2D^2)$$

$$i_{pA}(t_2) = I_B(D - 2d + 4\varphi + 4Dd - 4D\varphi - 2D^2)$$

$$i_{pA}(t_3) = I_B(D - 2d + 4Dd - 4D\varphi - 2D^2)$$

$$i_{pA}(t_4) = I_B(D + 2d - 4\varphi - 4Dd + 4D\varphi - 2D^2)$$

$$i_{pA}(t_5) = I_B(2d - 3D - 4\varphi - 4Dd + 4D\varphi + 6D^2)$$
 (15)

where I_B is defined as

$$I_B = \frac{V_{\text{bat}} T_s}{4L_{\text{eq}}}. (16)$$

 $L_{\rm eq}$ is the equivalent inductance of the coupled inductor on each DAB module.

Through the integration of the product of v_{secA} and i_{pA} , the output power of the IPOS-DAB converter can be derived

$$P_{\text{ModeA}} = \frac{2}{nT_s} \int_0^{T_s} v_{\text{sec}A}(t) i_{pA}(t) dt$$
$$= P_{\text{base}} P_{\text{ModeA}}^*$$
(17)

where P_{base} is defined as the base power

$$P_{\text{base}} = \frac{V_{\text{bus}}^2 T_s}{8n^2 L_{\text{eq}}} \tag{18}$$

and P_{ModeA}^* is the normalized power of Mode A

$$P_{\text{ModeA}}^* = \frac{D - 2d + 4\varphi + 4Dd - 4D\varphi - 2D^2 - 4\varphi^2}{1 - D}.$$
 (19)

The analysis of Modes B–F is similar. The normalized output power expressions of the other modes are listed in (20), shown at the bottom of this page. It can be found that the backward mode is symmetrical with the forward mode in the power and the inductor currents.

III. CONTROL STRATEGY

For the symmetrical characteristics of forward and backward modes, the analysis in this section also focuses on the forward mode of Module A.

A. ZVS Analysis

ZVS condition of the converter should also be analyzed separately according to the different modes. Mode A is taken as an example for analysis. The ZVS condition of Mode A can be derived as

$$\begin{cases} S_{2}: i_{pA}(t_{0}) < -I_{\min} \\ S_{5,8}: i_{pA}(t_{1}) + i_{mA}(t_{1}) > I_{\min} \\ S_{1}: i_{pA}(t_{2}) > I_{\min} \\ S_{6,7}: i_{pA}(t_{3}) + i_{mA}(t_{3}) < -I_{\min} \\ S_{4}: i_{pA}(t_{4}) > I_{\min} \\ S_{3}: i_{pA}(t_{5}) < -I_{\min} \end{cases}$$

$$(21)$$

where I_{\min} is the minimum current to charge and discharge the parasitic output capacitor C_{oss} of MOSFETs on the primary and secondary sides at switching instants, respectively, which can be expressed as

$$I_{\min} = \begin{cases} \sqrt{2C_{oss,p}V_{\text{bat}}^2/L_{\text{eq}}}, (S_{1234}) \\ \sqrt{C_{oss,s}V_{\text{bus}}^2/L_{\text{eq}}}, (S_{5678}). \end{cases}$$
(22)

The current expressions of Mode A are listed in (15), so the ZVS condition of each switch can be expressed

(17)
$$\begin{cases} S_{2}: \varphi > \frac{(2d-D)(2D-1)}{4(1-D)} + \frac{I_{\min}}{4I_{B}(1-D)} \\ S_{5,8}: \varphi > \frac{(2d-D)(1-2D)}{4(1-D)} + \frac{I_{\min}-i_{m}(t_{1})}{4I_{B}(1-D)} \\ S_{1}: \varphi > \frac{(2d-D)(1-2D)}{4(1-D)} + \frac{I_{\min}}{4I_{B}(1-D)} \\ S_{6,7}: \varphi > \frac{(2d-D)(2D-1)}{4D} + \frac{I_{\min}+i_{m}(t_{3})}{4I_{B}D} \\ S_{4}: \varphi < \frac{(2d-D)(1-2D)}{4(1-D)} - \frac{I_{\min}}{4I_{B}(1-D)} \\ S_{3}: \varphi > \frac{(2d-3D)(1-2D)}{4(1-D)} + \frac{I_{\min}}{4I_{B}(1-D)}. \end{cases}$$

ZVS conditions of the other modes can be derived using a similar method. Thus, ZVS condition can be plotted according to φ and d with a certain D. The ZVS condition when $G^*=0.667$ is plotted in Fig. 4 as an example. Fig. 4(a) shows the ideal ZVS condition when C_{oss} and the magnetizing inductance are neglected. As shown, there exist continuous full ZVS areas in the plot.

To make the analysis accurate, C_{oss} and L_m should be considered and the real ZVS condition is plotted in Fig. 4(b). The regions of each mode are labeled.

$$\begin{split} P_{\text{ModeA}}^* &= (D - 2d + 4\varphi + 4Dd - 4D\varphi - 2D^2 - 4\varphi^2)/(1 - D) \\ P_{\text{ModeB}}^* &= (D - 2d + 4\varphi + 4Dd - 4D\varphi + 8\varphi d - 2D^2 - 4d^2 - 8\varphi^2)/(1 - D) \\ P_{\text{ModeC}}^* &= (-3D + 2d - 4Dd + 4D\varphi + 2D^2 - 4\varphi^2 + 1)/(1 - D) \\ P_{\text{ModeD}}^* &= (D - 2d + 4\varphi + 4Dd - 4D\varphi - 2D^2 - 4\varphi^2)/(D - 1) \\ P_{\text{ModeE}}^* &= (D - 2d + 4\varphi + 4Dd - 4D\varphi + 8\varphi d - 2D^2 - 4d^2 - 8\varphi^2)/(D - 1) \\ P_{\text{ModeF}}^* &= (-3D + 2d - 4Dd + 4D\varphi + 2D^2 - 4\varphi^2 + 1)/(D - 1). \end{split}$$




Fig. 4. ZVS condition versus φ and d when $G^*=0.667$. (a) Ideal ZVS range. (b) ZVS range with C_{oss} and L_m considered.




Fig. 5. Optimal modulation trajectory of φ and d. (a) Real ZVS range with normalized power contour lines. (b) Modulation trajectory under different gains.

B. Modulation Trajectory

According to (20), the normalized power contour lines are plotted in Fig. 5(a) versus φ and d. Maximum power point is also labeled, whose coordinates can be derived by

$$\frac{\partial}{\partial d} \left(P_{\text{ModeB}}^* \right) = \frac{\partial}{\partial \varphi} \left(P_{\text{ModeB}}^* \right) = 0. \tag{24}$$

Maximum power point locates at (0.5D, 0.25), where the maximum power can be calculated

$$P_M^* = (0.5 - D^2)/(1 - D). (25)$$

In this design, the rms inductor current is also minimized. Thus, the modulation trajectory for d and φ should follow the minimum φ point of every normalized power contour line within the ZVS range. According to the ZVS range boundary and (20), when $0 \le D < 0.5$, respectively, $0.5 < G^* \le 1$, the modulation trajectory for d and φ under a certain D can be derived as

$$d(\varphi) = \max[\min(F_1, F_2), F_3, 0]$$
 (26)

where F_1 is the minimum φ point of contour lines in the Mode B region. It can be derived by

$$(P_{\text{modeB}}^*)_d'\Big|_{\frac{\mathrm{d}\varphi}{\mathrm{d}}=0} = 0 \tag{27}$$

so

$$F_1(\varphi) = \varphi + 0.5D - 0.25$$
 (28)




Fig. 6. Power characteristics of the designed modulation trajectory. (a) Transfer power versus φ . (b) Operation range versus gain G^* .

 F_2 and F_3 are derived from the boundaries of the ZVS region. They are expressed as

$$F_2(\varphi) = \frac{4(1-D)(\varphi - \Delta\varphi) - I_{\min}/I_B + D - 2D^2}{6 - 4D}$$
 (29)

$$F_3(\varphi) = \frac{4(1-D)(\varphi - \Delta\varphi) - I_{\min}/I_B - D + 2D^2}{4D - 2}$$
 (30)

where $\Delta \varphi$ is a margin for the phase shift ratio φ relative to the ZVS boundary, which can be set smaller than 0.01 during practical design. Meanwhile, the maximum and minimum values for φ are

$$\varphi_{\min} = I_{\min}/[4I_B(1-D)] + \Delta\varphi$$

$$\varphi_{\max} = 0.25.$$
(31)

Under conditions with different voltage gains, the trajectory can also be derived with the abovementioned expressions. Trajectories under conditions, $G^*=1$, $G^*=0.8$, and $G^*=0.57$, are shown in Fig. 5(b). When $G^*=0.5$, the primary side operates in the half-bridge SPS mode with matched voltage, and the variable d does not influence the modulation. Therefore, the modulation for $G^*=0.5$ is similar to the condition $G^*=1$ whose d is always 0. The power transfer characteristics of the hybrid modulation can be derived and plotted versus φ under different gains in Fig. 6(a), by substituting (26) into (20). Since each line has minimum and maximum P^* values, the ZVS power range of the proposed scheme versus gain G^* is plotted in Fig. 6(b).

To validate the extended ZVS range of the proposed modulation strategy, a comparison is made with the conventional EPS method [13], which also targets soft-switching enhancement. Fig. 7 plots the ZVS load range of EPS under normalized power (P_{base}) and gain (G^*) , including MOSFET junction capacitance (C_{oss}) effects. Compared to Fig. 6(b), the proposed scheme achieves a wider ZVS range—notably at gains deviating for $G^*=1$.

C. Modulation Boundary of Coupled Inductor

With two inductor modulation modes, the coupled inductor leads to two gears of equivalent series inductances, which greatly influence the ZVS range and the rms inductor current. According to the operation principle of the coupled inductor introduced in




Fig. 7. Operation range versus gain G^* of EPS modulation.




Fig. 8. Normalized rms inductor current of Modes I and II versus normalized power P^* with different G^* and k_c in 3-D plot. (a) $k_c = 0.45$. (b) $k_c = 0.6$.

Section II-C, the two equivalent inductances, L_{eqI} and L_{eqII} , can be designed by the self-inductance L_k and coupling coefficient k_c .

With different coupling coefficients, the rms inductor currents of the two inductor modes are plotted in Fig. 8. The rms inductor current is calculated by

$$i_{p_rms} = \sqrt{\frac{1}{T_s}} \int_0^{T_s} i_{pA}^2(t) dt$$
 (32)

where i_{pA} is determined by control variables $(D, \varphi, \text{ and } d)$. φ and d follow designed trajectory (26), and D satisfies (6). The base power and current of Mode I are taken for plotting the normalized current and power

$$P_{\text{base}_I} = \frac{V_{\text{bus}}^2 T_s}{8n^2 L_{\text{eq}I}}, \ I_{\text{base}_I} = \frac{V_{\text{bus}} T_s}{8n L_{\text{eq}I}}$$
 (33)

so the normalized values of Mode II should time a conversion ratio α when plotting

$$\alpha = \frac{L_{\text{eq}I}}{L_{\text{eq}II}} = \frac{1 + k_c}{1 - k_c}.$$
 (34)

It can be easily found that Mode I with larger equivalent inductance $L_{\rm eq}I$ takes advantage of rms current when the converter operates at middle voltage gain and achieves an extended ZVS range at light load. Meanwhile, Mode II with smaller equivalent inductance $L_{\rm eq}II$ has rms current advantages at heavy load when G^* is close to 0.5 or 1. Thus, the control boundary for Modes I and II according to P^* and G^* is shown in Fig. 9. The boundary between Modes I and II is plotted with a dotted line, which is solved by (20), (26), and (32). To simplify the calculation on the controller, the fitted boundary is used to approximate the




Fig. 9. Coupled inductor modulation boundary of the converter. (a) $k_{\rm c}=0.45$. (b) $k_{\rm c}=0.6$.




Fig. 10. Control diagram of the hybrid modulation.

original boundary, which will be discussed in the next section when the parameters of the coupled inductor and other necessary parameters have been determined.

To summarize the control strategy, Fig. 10 shows the basic control diagram of the hybrid modulation. As shown, V_{bus_A} and V_{bus_B} are the output voltages of the two DAB modules and $I_{\text{bat}_\text{ref}}$ is the reference current of the input battery current. Duty cycle D is obtained through voltage match principle in (6). To control the transfer power, respective to the battery current, the outer phase shift ratio φ is obtained by the error between I_{bat} and $I_{\text{bat}_\text{ref}}$ through PI controller. Besides, the error between V_{bus_A} and V_{bus_B} is calculated and passed through proportional integral (PI) controller to achieve voltage balance between the DAB modules. Variable d is calculated by (26) to follow the designed trajectory. Meanwhile, the operation mode, selected between Modes I and II, is determined by P and G^* .

IV. DESIGN CONSIDERATIONS

In this work, an IPOS-DAB prototype with parameters of 100 kHz, 2000 W, $V_{\rm bat}$ =200–400 V, and $V_{\rm bus}$ =800 V is given as a design example.

A. Transformer Turns Ratio

According to the previous analysis, each module of the converter operates under hybrid modulation, including APWM and PSM, and achieves an extended ZVS range and optimized rms current over a wide normalized gain range, 0.5-1. The turns ratio n of the transformer should be designed to match the real gain




Fig. 11. RMS inductor current comparison of the converter when $V_{\rm bat} = 300~{\rm V}.$

with the normalized operation range

$$\begin{cases} G_{\min}^* = \frac{V_{\text{bus}}}{2nV_{\text{bat_max}}} \geqslant 0.5\\ G_{\max}^* = \frac{V_{\text{bus}}}{2nV_{\text{bat_min}}} \leqslant 1 \end{cases}$$
(35)

so the turns ratio n can be solved and equal to 2.

B. Coupled Inductor

The adaptive equivalent inductance of the modulated coupled inductor further optimizes the rms current based on the hybrid modulation Thus, the equivalent inductances of modes I and II, $L_{\rm eq}I$, and $L_{\rm eq}II$, (or the self-inductance L_k and coupling coefficient k_c) should be properly designed.

For Mode II with a smaller equivalent inductance, the advantage range is wider when the gain is close to the two extreme gain points, as shown in Fig. 9. Thus, $L_{\rm eq}II$ should be designed to achieve optimized rms currents at $G^*=0.5$ or $G^*=1$ conditions, where the converter operates under conventional SPS modulation. Respectively, the outer phase shift ratio φ at rated power should be minimized. In this design, the equivalent inductance of Mode II can be calculated according to (18) and shown as

$$L_{\text{eq}II} = \frac{V_{\text{bus}}^2 T_s P_{\text{rated}}^*}{8n^2 P_{\text{rated}}} = 15 \ \mu\text{H} \tag{36}$$

where $P^*_{\rm rated}$ is the normalized power calculated by (20) when $\varphi=0.04$ and $G^*=1$ (D=0, respectively).

For Mode I, $L_{\rm eq}I$ should be designed considering the rms current when $0.5 < G^* < 1$. The relationship between $i_{p_{\rm rms}}$ and transfer power P with different equivalent series inductance can be derived by solving (20), (26), and (32). Fig. 11 shows the rms inductor current versus transfer power with different $L_{\rm eq}I$ when $V_{\rm bat} = 300~{\rm V}~(G^* = 0.67)$. As $L_{\rm eq}I$ increases from $15~\mu{\rm H}$, the rms current of full load decreases at first. However, if $L_{\rm eq}I$ is too large, the rms current of high load begins to increase for the operation point of Mode I is close to the maximum power point. Therefore, making a compromise for rms current over the entire load, determining an optimal $L_{\rm eq}I$ is a tradeoff. To optimize quantitatively, a parameter λ , which characterizes the utilization of the circulating current in transferring active power is




Fig. 12. Mean of λ versus $L_{\text{eq}I}$ when $V_{\text{bat}} = 300 \text{ V}$.

defined as

$$\lambda = \frac{P}{\frac{V_{\text{bus}}}{n} i_{p_\text{rms}}(P, L_{\text{eq}})}.$$
 (37)

To characterize the current utilization within a load range, the mean of λ is derived as

$$\bar{\lambda} = \frac{1}{P_2 - P_1} \int_{P_1}^{P_2} \lambda(P, L_{\text{eq}}) dP.$$
 (38)

The rms current $i_{p_{\rm rms}}$ mainly influences the conduction loss and switching loss of the DAB converter and these losses dominate the efficiency at heavy load. Thus, $i_{p_{\rm rms}}$ will be optimized with the load range from 1000 to 2000 W. Fig. 12 shows the $\bar{\lambda}$ versus $L_{\rm eq}I$. Numerical analysis shows that when $L_{\rm eq}I$ is near $40\,\mu{\rm H}$, the mean value of λ reaches its maximum. Respectively, the self-inductance L_k and coupling coefficient k_c of the coupled inductor can be calculated

$$L_k = (L_{\text{eq}I} + L_{\text{eq}II})/2 = 27.5 \,\mu\text{H}$$

 $k_c = 1 - L_{\text{ea}I}/L_k = 0.45.$ (39)

Fig. 13 compares rms inductor currents between the proposed hybrid scheme and EPS modulation [13], evaluating two cases. 1) *Coupled inductor:* EPS with the identical coupled inductor (current-optimized configuration). 2) *Independent inductors:* EPS with $L=27.5~\mu{\rm H}$ (average $L_{\rm eq}_{I}$ and $L_{\rm eq}_{I}$). The proposed scheme exhibits lower rms currents across a wide voltage gain range.

C. Magnetizing Inductance

The magnetizing currents act as injection currents to achieve the full load range ZVS for the secondary side switches. Thus, at the switching instant of the secondary switches, the magnetizing current should be larger than the minimum charging/discharging current for switches' C_{oss} , which is 95 pF according to the datasheet of selected switches devices

$$-i_m(t_1) = \frac{V_{\text{bus}}T_s}{8nL_m} \geqslant I_{\text{min}}.$$
 (40)

The maximum I_{\min} appears when the converter operates in Mode II with low equivalent inductance. Thus

$$L_m \leqslant \frac{T_s}{8n\sqrt{C_{oss,s}/L_{eqII}}} = 250 \,\mu\text{H}. \tag{41}$$




Fig. 13. RMS inductor current comparison between EPS and proposed hybrid method. (a) $V_{\rm bat}=200$ V. (b) $V_{\rm bat}=300$ V. (c) $V_{\rm bat}=400$ V.

However, if the magnetizing inductance is too small, the rms current of the secondary-side switches rises. Thus, the magnetizing inductance is designed to be $250\,\mu\text{H}$.

D. DC Blocking Capacitor

The blocking capacitors, C_{pA} and C_{pB} , hold a dc voltage bias. Its peak value is $0.5V_{\rm bat_max}$. Thus, their voltage rating should be larger than 200 V. Besides, the capacitance should be large enough to hold a relatively constant voltage when i_{pA} and i_{pB} charge or discharge them. The charge which inductor current charges and discharges in a period can be expressed approximately

$$Q_c = 0.5 \int_0^{T_s} |i_p(t)| dt \tag{42}$$

and the voltage ripple of the blocking capacitor can be expressed as

$$\Delta v = \frac{Q_c}{2C_n}. (43)$$




Fig. 14. Coupled inductor modulation boundary of the converter expressed with absolute power.

TABLE I DESIGN PARAMETERS

Component	Parameter
Primary voltage (V_{bat})	200-400 V
Secondary voltage (V_{bus})	800 V
Rated power	2k W
Switching frequency (f_s)	100 kHz
Blocking capacitor $(C_{pA} \& C_{pB})$	$12 \mu F$
Turns ratio $(1:n)$	16:32
Magnetizing inductance ($L_{mA} \& L_{mB}$)	$250~\mu\mathrm{H}$
Self-inductance (L_k)	$27.5~\mu\mathrm{H}$
Coupling coefficient (k_c)	0.45

 Q_c reaches maximum value when $V_{\rm bat}=300~{\rm V}$ and $P=2\,{\rm kW}$, and the maximum voltage ripple occurs. In this design, to ensure that the voltage ripple is smaller than 1% of the peak voltage bias, C_{pA} and C_{pB} are designed to be $12\,{\rm \mu F}$.

E. Control Boundary

After determining the parameters of the coupled inductor, transformers, and switches, the boundary between modes I and II can be derived and shown in Fig. 14. The fitted expression of the black dotted line is

$$P = (-37.78G^{*4} + 115.67G^{*3} - 133.69G^{*2} + 68.94G^{*} - 13.10) \times 10^{4}.$$
 (44)

Besides, Mode II exhibits a minimum boundary to satisfy ZVS according to the analysis in Section III-B, shown as the red dotted line in the figure. The operation points below this boundary should operate in Mode I. It can be derived by the φ_{\min} in (31) and (20), where the margin $\Delta\varphi$ is set 0.005 in this design.

V. EXPERIMENTAL RESULTS

To verify the effectiveness of the proposed modulation scheme, a 2-kW prototype of the IPOS-DAB converter with a coupled inductor is built. Fig. 15 shows the picture of the prototype. The key parameters of the prototype are listed in Table I. MOSFETs of 650V-rated silicon carbide (SiC) are selected for switches and X7R multilayer ceramic capacitors are selected for the blocking capacitors. It should be noted that the leakage inductances of the two transformers are minimized when building them.




Fig. 15. Prototype of designed IPOS-DAB converter with coupled inductor.




Fig. 16. Experimental waveforms when $V_{\rm bat}=200\,{\rm V}$ with forward power. (a) Light load ($P=400\,{\rm W}$). (b) Heavy load ($P=2\,{\rm kW}$).




Fig. 17. Experimental waveforms when $V_{\rm bat}=300\,{\rm V}$ with forward power. (a) Light load ($P=400\,{\rm W}$). (b) Heavy load ($P=2\,{\rm kW}$).




Fig. 18. Experimental waveforms when $V_{\rm bat}=400\,{\rm V}$ with forward power. (a) Light load ($P=400\,{\rm W}$). (b) Heavy load ($P=2\,{\rm kW}$).




Fig. 19. Experimental waveforms when $V_{\rm bat}=200$ V with backward power. (a) Light load (P=400 W). (b) Heavy load (P=2 kW).




Fig. 20. Experimental waveforms when $V_{\rm bat}=300\,{\rm V}$ with backward power. (a) Light load ($P=400\,{\rm W}$). (b) Heavy load ($P=2\,{\rm kW}$).




Fig. 21. Experimental waveforms when $V_{\rm bat}=400\,{\rm V}$ with backward power. (a) Light load ($P=400\,{\rm W}$). (b) Heavy load ($P=2\,{\rm kW}$).

Figs. 16–18 show the steady-state waveforms when the converter operates in forward mode with different input voltage $V_{\rm bat}$. Figs. 16 and 18 show that the primary and secondary sides' voltages completely match and the modulation is identical to SPS with trapezoidal current waveforms when the input voltage is 200 V or 400 V. The converter operates in Mode I at light load $(P = 400 \,\mathrm{W})$ with paralleled inductor current waveforms, i_{pA} and i_{pB} , and in Mode II at heavy load (P = 2 kW) with contrary inductor current waveforms, matching the mode boundary, as shown in Fig. 14. The normalized gains G^* of the two conditions are 1 and 0.5, respectively. Fig. 17 shows that when the input voltage is 300 V and the primary and secondary sides' voltages do not completely match, the converter operates in Mode I within the full load range and matches the mode boundary. The light-load waveforms in Fig. 17(a) match the Mode A, as shown in Fig. 3(a), while the heavy-load waveforms in Fig. 17(b) match the Mode B, as shown in Fig. 3(b), for the modulation trajectory in Section III-B is taken.

Besides, Figs. 19–21 plot the steady-state waveforms when the converter operates in backward mode. Figs. 19 and 21 show




Fig. 22. ZVS waveforms when $V_{\rm bat}=300\,{\rm V}$ at light load (400 W). (a) $S_{1A,2A}$. (b) $S_{3A,4A}$. (c) $S_{7A,8A}$.




Fig. 23. Mode switching waveforms when $V_{\rm bat}=200\,{\rm V}.$ (a) Mode I to II. (b) Mode II to I.




Fig. 24. Mode switching waveforms when $V_{\rm bat}=400\,{\rm V}.$ (a) Mode I to II. (b) Mode II to I.

that when the input voltage is 200 V or 400 V the converter also operates as an SPS modulation. Mode I is taken at light load and Mode II is taken at heavy load. Fig. 20 shows that when the input voltage is 300 V the converter operates in Mode I within the full load range and matches the mode boundary in Fig. 14. Lightload waveforms in Fig. 20(a) match Mode D in Fig. 3(d) and heavy-load waveforms in Fig. 20(b) match Mode E in Fig. 3(e), for the modulation of backward power is symmetrical to the forward modulation.

The ZVS waveforms of module A are plotted in Fig. 22, when $V_{\rm bat}=300\,{\rm V}$ and $P=400\,{\rm W}$. An apparent gap exists between every rising edge of v_{gs} and the corresponding falling edge of v_{ds} . Fig. 22(a) and (b) shows that all MOSFETs on the primary side achieve ZVS. Fig. 22(c) shows that the low-side MOSFETs on the secondary side also achieve ZVS, which dedicates the secondary side achieves ZVS. Owing to the symmetric modulation on module B, the ZVS characteristic of module B is identical to module A. The converter is proven to achieve ZVS soft-switching when the primary and secondary sides' voltages do not completely match. Thus, the light-load ZVS of the converter can be achieved over the wide voltage range.

Load switching waveforms for $V_{\rm bat} = 200\,{\rm V}{-}400\,{\rm V}$ are shown in Figs. 23–25. Mode transitions between I/II occurs at $V_{\rm bat} = 200\,{\rm V}$ and $V_{\rm bat} = 400\,{\rm V}$ per the boundary control in Fig. 14, while the converter remains in Mode I at $300\,{\rm V}$. Key observations include: 1) No significant voltage spikes occur during mode transitions; 2) Smooth current transitions at $200\,{\rm V}$ and $300\,{\rm V}$ operation; and 3) Elevated currents at $400\,{\rm V}$ due to dc-block capacitor charge/discharge dynamics and voltage mismatch.




Fig. 25. Load switching waveforms when $V_{\rm bat}=300\,{\rm V}$. (a) Light load to heavy load. (b) Heavy load to light load.




Fig. 26. Measured efficiency versus transfer power under different $V_{\rm bat}$. (a) Forward mode. (b) Backward mode.

Fig. 26 shows the efficiency curves for different input voltages in forward and backward modes. The converter's loss breakdown under various loads and battery voltages is analyzed and plotted in Fig. 27. Here, $P_{T_{\rm cop}}$ and $P_{L_{\rm cop}}$ denote the copper losses of

Converter	Additional hardware per module	Modulation	rms current	ZVS range	Input/Output voltage	Power level	Efficency
DAB [13]	None	EPS (Simple)	Reduced (SPS compared)	Medium	600V/300-600V	10kW	79-92%
DAB [16]	One capacitor	EPS (Simple)	Reduced (SPS compared)	Wide	200V/100-400V	1kW	92-98.1%
DAB [22]	One capacitor	APWM+SPS (Simple)	Reduced (EPS compared)	Narrow	100-200V/300V	500W	91-97.9%
DAB [23]	One capacitor	AEPS+TPS (Complex)	Reduced (TPS compared)	Wide	380-420V/40-56V	5kW	93.7-97.7%
DAB with VI (variable inductor) [28]	Auxiliary winding with current bias	SPS (Simple)	Reduced (SPS compared)	Wide	100V/50-100V	400W	88-92%
ISOP DAB with coupled inductor [26]	None	Hybrid SPS (Simple)	Reduced (SPS compared)	Wide	800V/380-420V	2kW	91.5-97%
This work	One capacitor	APWM+PSM (Medium)	Reduced (EPS compared)	Wide	200-400V/800V	2kW	96-98.3%

TABLE II
COMPARISONS OF EXISTING WORKS




Fig. 27. Loss breakdown under different loads with different $V_{\rm bat}$.




Fig. 28. Efficiency comparison between EPS modulation and proposed hybrid modulation scheme in forward mode. (a) $V_{\rm bat}=300~{\rm V}$. (b) $V_{\rm bat}=400~{\rm V}$.

the transformers and the coupled inductor, respectively, while $P_{T_{\rm iron}}$ and $P_{L_{\rm iron}}$ represent the iron losses. $P_{{\rm sw_}c}$ is the switch conduction loss and $P_{{\rm sw_}off}$ is the turn-OFFloss. The turn-ON loss is negligible due ZVS soft-switching. At light load, magnetic losses dominate, whereas switch losses prevail at heavy load. For $V_{\rm bat}=200\,{\rm V}$ and $V_{\rm bat}=400\,{\rm V}$, the converter operates in SPS modulation with matched voltages, yielding lower conduction and turn-OFFloss losses, as well as higher efficiency than the $V_{\rm bat}=300\,{\rm V}$ case due to reduced current stress. In addition, the $V_{\rm bat}=400\,{\rm V}$ condition exhibits lower turn-OFF loss than $V_{\rm bat}=200\,{\rm V}$, enhancing the efficiency, since half of the primary-side MOSFETs remain either ON or OFF. The peak efficiency is 98.3% in forward mode and 98.2% in backward mode, Although efficiency drops slightly for $V_{\rm bat}=300\,{\rm V}$, the

additional switch losses are marginal, and efficiency remains high (> 96.0%).

Fig. 28 compares efficiencies of the proposed hybrid modulation and EPS at $V_{\rm bat}=300\,{\rm V}$ and $400\,{\rm V}$. At $V_{\rm bat}=200\,{\rm V}$, both schemes operate identically in SPS mode, yielding matched efficiencies. Results demonstrate superior performance of the proposed method across the tested load range, particularly at $V_{\rm bat}=400\,{\rm V}$.

Comparisons between the proposed hybrid modulation scheme and existing methods are presented in Table II. The proposed hybrid scheme offers a wide voltage gain, extends the ZVS range, and reduces the rms current across the entire load range without requiring additional active circuits or complex control strategies.

VI. CONCLUSION

In this article, we propose a hybrid modulation scheme for an adaptive coupled-inductor-based IPOS-DAB converter for energy storage integrated dc microgrids with a wide voltage gain range. The scheme consists of APWM, PSM, and coupled inductor modulation. APWM adjusts the voltages of the dc blocking capacitors to achieve voltage match of the primary and secondary sides. With the phase shifts, the ZVS range is expanded over a wide voltage range. Besides, the coupled inductor modulation further optimizes the rms current with self-adaptive equivalent inductances. Operational principles of the modulation, control strategy, and design considerations are analyzed in detail. Finally, a 2-kW prototype linking 200-400 V battery modules and an 800 V dc bus is built to validate the concepts. The experimental steady-state waveforms, ZVS waveforms, and efficiency curves are illustrated. The prototype achieves a peak efficiency of 98.3% and keeps the efficiency above 96.0% within above 20% load range.


ACKNOWLEDGMENT

The authors would like to thank DMEGC for customizing the magnetic core samples used for this research.

REFERENCES

- X. Liu, T. Zhao, H. Deng, P. Wang, J. Liu, and F. Blaabjerg, "Microgrid energy management with energy storage systems: A review," *CSEE J. Power Energy Syst*, vol. 9, no. 2, pp. 483–504, Mar. 2023.
 D. Ma, W. Chen, and X. Ruan, "A review of voltage/current sharing tech-
- [2] D. Ma, W. Chen, and X. Ruan, "A review of voltage/current sharing techniques for series–parallel-connected modular power conversion systems," *IEEE Trans. Power Electron.*, vol. 35, no. 11, pp. 12383–12400, Nov. 2020.
- [3] S. Lee, Y.-C. Jeung, and D.-C. Lee, "Voltage balancing control of IPOS modular dual active bridge DC/DC converters based on hierarchical sliding mode control," *IEEE Access*, vol. 7, pp. 9989–9997, 2019.
- [4] C. Zhang, Y. Zhou, and D. Yu, "Self-adapting voltage balancing method for IPOS DAB converter with TPS control," *IEEE Trans. Appl. Supercond.*, vol. 34, no. 8, Nov. 2024, Art. no. 5702706.
- [5] J. Yao, W. Chen, C. Xue, Y. Yuan, and T. Wang, "An ISOP hybrid DC transformer combining multiple SRCs and DAB converters to interconnect MVDC and LVDC distribution networks," *IEEE Trans. Power Electron.*, vol. 35, no. 11, pp. 11442–11452, Nov. 2020.
- [6] Y. Liu, H. Hu, X. Wang, Y. Gang, and Y. Li, "Voltage balance scheme for input-series output-series dab DC–DC converter with bidirectional power flow," *IEEE Trans. Power Electron.*, vol. 39, no. 10, pp. 12030–12034, Oct. 2024.
- [7] J. Liu, C. Li, Z. Zheng, K. Wang, and Y. Li, "Current discrepancy mitigation of input-parallel output-parallel dual-active-bridge converters using coupled inductors," *IEEE Trans. Ind. Electron.*, vol. 68, no. 9, pp. 8182–8192, Sep. 2021.
- [8] M. R. Banaei, M. Golmohamadi, and H. Afsharirad, "A bidirectional high voltage ratio DC–DC topology for energy storage systems in microgrid," *IET Power Electron.*, vol. 17, no. 2, pp. 281–294, 2024.
- [9] J. Zhang et al., "Modeling and controller design of a hybrid input-parallel output-serial modular DC-DC converter for high efficiency and wide output range," *IEEE Trans. Ind. Appl.*, vol. 59, no. 3, pp. 3425–3437, May/Jun. 2023.
- [10] M. Rolak, C. Sobol, M. Malinowski, and S. Stynski, "Efficiency optimization of two dual active bridge converters operating in parallel," *IEEE Trans. Power Electron.*, vol. 35, no. 6, pp. 6523–6532, Jun. 2020.
- [11] X. Li and Y.-F. Li, "An optimized phase-shift modulation for fast transient response in a dual-active-bridge converter," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2661–2665, Jun. 2014.
- [12] A. Rodríguez, A. Vázquez, D. G. Lamar, M. M. Hernando, and J. Se-bastián, "Different purpose design strategies and techniques to improve the performance of a dual active bridge with phase-shift control," *IEEE Trans. Power Electron.*, vol. 30, no. 2, pp. 790–804, Feb. 2015.
- [13] A. K. Jain and R. Ayyanar, "PWM control of dual active bridge: Comprehensive analysis and experimental verification," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1215–1227, Apr. 2011.
- [14] B. Zhao, Q. Yu, and W. Sun, "Extended-phase-shift control of isolated bidirectional DC–DC converter for power distribution in microgrid," *IEEE Trans. Power Electron.*, vol. 27, no. 11, pp. 4667–4680, Nov. 2012.
- [15] H. Shi, H. Wen, and Y. Hu, "Deadband effect and accurate ZVS boundaries of GaN-based dual-active-bridge converters with multiple-phase-shift control," *IEEE Trans. Power Electron.*, vol. 35, no. 9, pp. 9886–9903, Sep. 2020.
- [16] G. Xu, J. Tang, L. Zhang, W. Xiong, Y. Sun, and M. Su, "A hybrid extended phase shift modulation strategy for DAB converter with DC blocking capacitor to extend ZVS range and reduce rms current," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 5, pp. 6192–6207, Oct. 2022.
- [17] B. Zhao, Q. Song, and W. Liu, "Power characterization of isolated bidirectional dual-active-bridge DC–DC converter with dual-phase-shift control," *IEEE Trans. Power Electron.*, vol. 27, no. 9, pp. 4172–4176, Sep. 2012.
- [18] Y. Yan, H. Bai, A. Foote, and W. Wang, "Securing full-power-range zero-voltage switching in both steady-state and transient operations for a dual-active-bridge-based bidirectional electric vehicle charger," *IEEE Trans. Power Electron.*, vol. 35, no. 7, pp. 7506–7519, Jul. 2020.
- [19] S. S. Muthuraj, V. K. Kanakesh, P. Das, and S. K. Panda, "Triple phase shift control of an LLL tank based bidirectional dual active bridge converter," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 8035–8053, Oct. 2017.
- [20] P. Wang, X. Chen, C. Tong, P. Jia, and C. Wen, "Large- and small-signal average-value modeling of dual-active-bridge DC–DC converter with triple-phase-shift control," *IEEE Trans. Power Electron.*, vol. 36, no. 8, pp. 9237–9250, Aug. 2021.
- [21] M. Kwon, J. Park, and S. Choi, "A bidirectional three-phase push-pull converter with dual asymmetrical PWM method," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 1887–1895, Mar. 2016.

- [22] J. Deng and H. Wang, "A hybrid-bridge and hybrid modulation-based dualactive-bridge converter adapted to wide voltage range," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 1, pp. 910–920, Feb. 2021.
- [23] M. Mahdavifard, N. Mazloum, F. Zahin, A. KhakparvarYazdi, A. Abasian, and S. A. Khajehoddin, "An asymmetrical DAB converter modulation and control systems to extend the ZVS range and improve efficiency," *IEEE Trans. Power Electron.*, vol. 37, no. 10, pp. 12774–12792, Oct. 2022.
- [24] Z. Guo and D. Sha, "Dual-active-Bridge converter with parallel-connected full bridges in low-voltage side for ZVS by using auxiliary coupling inductor," *IEEE Trans. Ind. Electron.*, vol. 66, no. 9, pp. 6856–6866, Sep. 2019.
- [25] X. Chen, G. Xu, H. Han, Y. Sun, Y. Liu, and M. Su, "Modulated coupled inductor for input-serial—output-parallel dual-active-bridge converter," *IEEE Trans. Ind. Electron.*, vol. 69, no. 6, pp. 6450–6455, Jun. 2022.
- [26] X. Chen, J. Xu, and G. Xu, "Hybrid SPS control for ISOP dual-active-bridge converter based on modulated coupled inductor with full load range ZVS and rms current optimization in DC transformer applications," *IEEE Access*, vol. 10, pp. 131394–131405, 2022.
- [27] X. Chen, G. Xu, H. Han, Y. Sun, and M. Su, "Dual-mode bidirectional LLC-DAB converter based on a modulated coupled inductor," *IEEE Trans. Power Electron.*, vol. 38, no. 1, pp. 90–95, Jan. 2023.
- [28] S. Saeed, J. Garcia, and R. Georgious, "Dual-active-bridge isolated DC–DC converter with variable inductor for wide load range operation," *IEEE Trans. Power Electron.*, vol. 36, no. 7, pp. 8028–8043, Jul. 2021.



Haoyu Zhang received the B.S. degree in electronic information engineering in 2022 from ShanghaiTech University, Shanghai, China, where he is currently working toward the Ph.D. degree in electrical engineering with the School of Information Science and Technology.

His research interests include bidirectional power converters for energy storage systems and electric vehicles.



Jiawei Liang (Student Member, IEEE) received the bachelor's degree in electronic information engineering and the Ph.D. degree in electronic science and technology from the School of Information Science and Technology, ShanghaiTech University, Shanghai, China, in 2020 and 2025, respectively.

His research interests include voltage regulator modules, switched-capacitor converters, and magnetic integration in data center applications.



Junrui Liang (Senior Member, IEEE) received the Ph.D. degree in mechanical and automation engineering from The Chinese University of Hong Kong, Hong Kong, in 2010.

Since November 2013, he has been with the School of Information Science and Technology, ShanghaiTech University, Shanghai, China, as an Associate Professor. His most significant contribution was that he extended the impedance modeling and analysis, which conventionally was only used for linear systems, to some nonlinear power conversion systems,

such as the class-E power amplifier and piezoelectric energy harvesting systems. His research interests include dynamics of nonlinear electromechanical coupling systems, kinetic energy harvesting and vibration control, electrical power conversion and utilization research, and renewable energy.



Minfan Fu (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical and computer engineering from the University of Michigan Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China, in 2010, 2013, and 2016, respectively.

From 2016 to 2018, he was Postdoctoral with the Center for Power Electronics Systems, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA. He is currently an Associate Professor with the School of Information Science and Technology,

ShanghaiTech University, Shanghai. He has authored or coauthored more than 130 papers in IEEE journals and conferences. His research interests include megahertz wireless power transfer, high-frequency power conversion, high-frequency magnetic design, and the application of widebandgap devices.



Haoyu Wang (Senior Member, IEEE) received the bachelor's degree (with distinguished honor) in electrical engineering from Zhejiang University, Hangzhou, China, in 2009, and the Ph.D. degree in electrical engineering from the University of Maryland, College Park, MD, USA, in 2014.

In September 2014, he joined the School of Information Science and Technology, where he is currently a Full Professor with tenure. His research interests include power electronics, electric vehicles, renewable energy systems, and power management integrated

circuits.

Dr. Wang is currently an Associate Editor for IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, IEEE TRANSACTIONS ON TRANSPORTATION ELECTRIFICATION, and CPSS Transactions on Power Electronics and Applications. He is also the Guest Editor of IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS and the Guest Associate Editor of IEEE TRANSACTIONS ON POWER ELECTRONICS.