



上海科技大学  
ShanghaiTech University

## EE115 Analog Circuits Differential Pair

Prof. Haoyu Wang  
Office: SIST Bldg. 3-530  
wanghy@shanghaitech.edu.cn



## Outline



上海科技大学  
ShanghaiTech University

- Differential Amplifiers 1
  - MOS Differential Pair
- Reading: SEDTRA/SMITH book pages 576-594




2/16

## Review: Wilson MOS Mirror



上海科技大学  
ShanghaiTech University



$$R_O \equiv \frac{v_x}{i_x}$$

$$v_{gs2} \cong i_x / g_{m1}$$

$$g_{m2} v_{gs2} = g_{m2} \frac{i_x}{g_{m1}} = i_x$$

$$v_{g3} = v_{d2} = -i_x r_{o2}$$

$$v_{gs3} = v_{g3} - v_{s3} = v_{d2} - v_{gs2} = -i_x r_{o2} - \frac{i_x}{g_{m1}} \cong -i_x r_{o2}$$

$$g_{m3} v_{gs3} = -(g_{m3} r_{o2}) i_x$$

$$v_x = (i_x + g_{m3} r_{o2} i_x) r_{o3} + \frac{i_x}{g_{m1}}$$

$$R_O \equiv \frac{v_x}{i_x} = (g_{m3} r_{o3}) r_{o2} + r_{o3} + \frac{1}{g_{m1}} \cong (g_{m3} r_{o3}) r_{o2}$$

3/16

## Why Differential?



上海科技大学  
ShanghaiTech University

- Differential circuits are much **less sensitive** to noises and interferences
- Differential configuration enables us to bias amplifiers and connect multiple stages **without using coupling or bypass capacitors**
- Differential amplifiers are widely used in ICs
  - Excellent **matching** of transistors, which is critical for differential circuits
  - Differential circuits require **more transistors**-not an issue for IC




4/16

## MOS Differential-Pair

- Two **matched** MOS transistors Common current bias.
- Differential signals** applied to  $v_{G1}$  and  $v_{G2}$  (**equal amplitude but opposite sign**).
- Differential outputs are produced at  $v_{D1}$  and  $v_{D2}$ .
- Note: in differential configuration with 0 differential input,  $V_{GS}$  is fixed for both  $Q_1$  and  $Q_2$ .

Basic Config.




## Continued (Common-Mode Input)

- The common voltages applied to both  $Q_1$  and  $Q_2$  are referred to as  $V_{CM}$ .
- Common mode inputs usually come from **noises or interferences**.
- Differential pair should **reject**  $V_{CM}$ :
  - Since  $V_{GS1} = V_{GS2} = V_t + \sqrt{I/k_n}$  is fixed
  - $V_{CM}$  simply changes the voltage at Source,  $V_s$
- The drain currents remain fixed:

$$v_{D1} = v_{D2} = V_{DD} - \frac{I}{2} R_D$$

Differential Pair Rejects Common-Mode Inputs



$$V_{CMmin} = -V_{SS} + V_{CS} + V_{GS} = -V_{SS} + V_{CS} + V_t + V_{OV}$$

$$V_{CMmax} = V_D + V_t = V_{DD} - \frac{I}{2} R_D + V_t$$

$V_{CS}$ : Minimum voltage across current source

## Example: diff pair

$V_{DD} = V_{SS} = 1.5V$ ,  $I = 0.4mA$ ,  $R_D = 2.5k\Omega$ . Minimum voltage across current source  $V_{CS} = 0.4V$ . For  $Q_1$  and  $Q_2$ :  $k_n = 4 mA/V^2$ ,  $V_{tn} = 0.5V$ .

(a) Find  $V_{OV}$  and  $V_{GS}$  for each transistor

Solution:


$$I_{D1} = I_{D2} = \frac{I}{2}$$

$$\frac{I}{2} = \frac{1}{2} k_n' (W/L) V_{OV}^2$$

$$\frac{0.4}{2} = \frac{1}{2} \times 4 V_{OV}^2$$

$$V_{OV} = 0.316V$$


$$V_{GS} = V_t + V_{OV} = 0.5 + 0.316 \approx 0.82V$$



## Continued


(b) Find  $V_s$ ,  $I_{D1}$ ,  $I_{D2}$ ,  $V_{D1}$ ,  $V_{D2}$  for 3 different  $V_{CM}$  below:

Solution:



## Continued

(c) What is the highest/lowest permitted values of  $V_{CM}$ ?



**Solution:**

$$V_{CMmax} = V_t + V_D$$

$$= 0.5 + 1 = +1.5V$$


$$V_{CMmin} = -V_{SS} + V_{CS} + V_{GS}$$

$$= -1.5 + 0.4 + 0.82 = -0.28V$$

$$-0.28V \leq V_{CM} \leq +1.5V$$

9/16

## Operation with Differential Input Voltage



$$i_{D1} = \frac{1}{2} k'_n \frac{W}{L} (v_{GS1} - V_t)^2$$

$$i_{D2} = \frac{1}{2} k'_n \frac{W}{L} (v_{GS2} - V_t)^2$$

$$\sqrt{i_{D1}} - \sqrt{i_{D2}} = \sqrt{\frac{I}{2} k'_n \frac{W}{L}} \cdot v_{id}$$


$$i_{D1} + i_{D2} = I$$

$$i_{D1} = \frac{I}{2} + \sqrt{k'_n \frac{W}{L} I} \cdot \left(\frac{v_{id}}{2}\right) \cdot \sqrt{1 - \frac{(v_{id}/2)^2}{I/k'_n \frac{W}{L}}}$$

$$i_{D2} = \frac{I}{2} - \sqrt{k'_n \frac{W}{L} I} \cdot \left(\frac{v_{id}}{2}\right) \cdot \sqrt{1 - \frac{(v_{id}/2)^2}{I/k'_n \frac{W}{L}}}$$

10/16

## Operation with Differential Input Voltage



$$i_{D1} = \frac{I}{2} + \sqrt{k'_n \frac{W}{L} I} \cdot \left(\frac{v_{id}}{2}\right) \cdot \sqrt{1 - \frac{(v_{id}/2)^2}{I/k'_n \frac{W}{L}}}$$

$$i_{D2} = \frac{I}{2} - \sqrt{k'_n \frac{W}{L} I} \cdot \left(\frac{v_{id}}{2}\right) \cdot \sqrt{1 - \frac{(v_{id}/2)^2}{I/k'_n \frac{W}{L}}}$$

For small  $v_{id}$ , it could be linear:


$$i_{D1} \cong \frac{I}{2} + \left(\frac{I}{V_{OV}}\right) \left(\frac{v_{id}}{2}\right)$$

$$i_{D2} \cong \frac{I}{2} - \left(\frac{I}{V_{OV}}\right) \left(\frac{v_{id}}{2}\right)$$

11/16


## Current of Differential Pair for Various $V_{OV}$

- The **linear range** of operation of the MOS differential pair can be **extended** by operating the transistor at **higher  $V_{OV}$**



12/16

## Small Signal Operation




■ For **differential AC small signal**, the differential pair is **anti-symmetric**. The potential at the mid point is zero. This is called **Virtual Ground**

■ This virtual ground is obtained **without bypass capacitor** -> much smaller area and better frequency response

13/16


## Differential Half Circuit

■ Because the two halves of the circuits are **anti-symmetric**, and **source** is at **virtual ground**, we can simplify and just analyze the **half circuit**



14/16

## Differential Amplifier w/ Current-Source Loads




$$A_d \equiv \frac{v_{od}}{v_{id}} = g_{m1}(r_{o1} || r_{o3})$$

15/16

## Cascode Differential Amplifier

■ Cascode configurations for both amplifying transistors and current source loads.



$$A_d \equiv \frac{v_{od}}{v_{id}} = g_{m1}(R_{on} || R_{op})$$

$$R_{on} = (g_{m3}r_{o3})r_{o1}$$

$$R_{op} = (g_{m5}r_{o5})r_{o7}$$

16/16