

## EE115 Analog Circuits MOSFET

Prof. Haoyu Wang  
Office: SIST Bldg. 3-530  
wanghy@shanghaitech.edu.cn



### MOSFET

■ MOSFET: metal-oxide-semiconductor field effect transistor

■ Typically

- Channel length:  $L \sim 20 \text{ nm to } 1 \mu\text{m}$
- Channel width:  $W \sim 30 \text{ nm to } 100 \mu\text{m}$
- Oxide thickness:  $t_{\text{ox}} \sim 1 \text{ to } 10 \text{ nm}$





Fig. Physical structure of the enhancement-type NMOS transistor: (a) perspective view; (b) cross section

3/24

### Outline

#### ■ MOSFET

- Device Structure and Physical Operation
- Current-Voltage Characteristics
- MOSFET Circuits at DC
- Reading: SEDTRA/SMITH book pages 244-284

### NMOSFET (NMOS)

#### ■ N-channel MOSFET

- Current conducted by  $e^-$ s

#### ■ 3 terminal device

- **Source (S)**:  $n^+$  (heavily doped n-type)
- **Drain (D)**:  $n^+$
- **Gate (G)**: metal deposited on insulator above channel

#### ■ Substrate (Body) is a 4<sup>th</sup> terminal

- Substrate is p-doped

■ Electrons are induced in channel when a positive gate voltage is applied

■ Electrons moves from Source to Drain

- Current flows from D to S




Fig. Enhancement-type NMOS transistor with a positive voltage applied to the gate. An  $n$  channel is induced at the top of the substrate beneath the gate.

Why n channel is called inversion layer?

4/24

## Creating a Channel for Current Flow

- MOS is a capacitor across an insulator (oxide). When a positive voltage is applied at Gate, electrons are induced under the gate.
- At **threshold**, sufficient number of electrons form a **channel** between Source and Drain, forming a conductive channel.
- Total charge in the channel:  $|Q| = C_{ox} \cdot WL(v_{GS} - V_t)$   
where  $C_{ox} = \epsilon_{ox}/t_{ox}$  is oxide capacitance per unit area  
 $\epsilon_{ox} = 3.9\epsilon_0 = 3.9 \times 8.854 \times 10^{-12} \text{ F/m}$   
 ➤  $W$ : gate width  
 ➤  $L$ : gate length  
 ➤  $V_t$ : Threshold voltage  
 $v_{GS} - V_t \equiv v_{ov}$  is called **Overdrive Voltage**




Fig. NMOS with  $v_{GS} > V_t$  and with a small  $v_{DS}$

5/24

## Current at Small $v_{DS}$

- When  $v_{ov} = v_{GS} - V_t > 0$ , a channel is formed between Source and Drain.

- Charge per unit channel length:

$$\text{charge density} = \frac{|Q|}{L} = C_{ox} W v_{ov}$$

- Electric field along the channel:

$$|E| = \frac{v_{DS}}{L}$$

- Drain current = charge density  $\times$  electron drift velocity:

$$i_D = (C_{ox} W v_{ov}) \left( \mu_n \frac{v_{DS}}{L} \right) = \left[ \mu_n C_{ox} \frac{W}{L} v_{ov} \right] v_{DS}$$

- At small  $v_{DS}$ , the transistor behaves like a gate-controlled **variable resistor**




Fig. An NMOS transistor with  $v_{GS} > V_t$  and with a small  $v_{DS}$  applied.




Fig.  $i_D - v_{DS}$  characteristics of the MOSFET, when  $v_{DS}$  is kept small.

## Continued

- Transconductance parameters:

$$k'_n = \mu_n C_{ox}$$

$$k_n = k'_n (W/L) = \mu_n C_{ox} (W/L)$$

- Gate-controlled resistance


$$r_{DS} = \frac{1}{\mu_n C_{ox} (W/L) (v_{GS} - V_t)}$$

Fig.  $i_D - v_{DS}$  characteristics of the MOSFET in Fig. 5.3 when the voltage applied between drain and source,  $v_{DS}$ , is kept small.



## Triode Region ( $v_{DS} < v_{ov}$ )

- As  $v_{DS}$  increases, the potential in the channel is no longer a constant.

- Assume the channel potential is  $v(x)$ :



$$i_D = k'_n \frac{W}{L} \left( V_{ov} - \frac{1}{2} v_{DS} \right) v_{DS} = k'_n \frac{W}{L} \left[ (v_{GS} - V_t) v_{DS} - \frac{1}{2} v_{DS}^2 \right]$$



## I-V curve





Fig.  $i_D$  versus  $v_{DS}$  for an enhancement-type NMOS transistor operated with  $v_{GS} = V_i + V_{OV}$

9/24

## Pinch-Off ( $v_{DS} = v_{OV}$ )



- The channel potential at the drain side is  $v_{DS}$ .
- When  $v_{DS} = v_{OV}$ , the local charge density at the drain becomes zero.
- So the channel is **pinched off** near the Drain.
- Once the channel is **pinched off**, the drain current remains **constant**:

$$i_D = \frac{1}{2} k'_n \frac{W}{L} V_{OV}^2$$

- This region,  $v_{DS} > v_{OV}$ , is called **Saturation**

$$v_{DSsat} = v_{OV} = v_{GS} - V_t$$

$$i_D = \frac{1}{2} k'_n \frac{W}{L} (v_{GS} - V_t)^2$$

10/24

## Saturation Region ( $v_{DS} > v_{OV}$ )




Fig.  $i_D$  versus  $v_{DS}$  for an enhancement-type NMOS transistor operated with  $v_{GS} = V_i + V_{OV}$

11/24

## I-V Curves of NMOS




Fig.  $i_D$  -  $v_{DS}$  characteristic for an enhancement-type NMOS transistor.

12/24

## PMOSFET (PMOS)

### ■ P-channel MOSFET

- Current conducted by holes

### ■ 3 terminal device

- **Source (S): p+** (heavily p-type)

- **Drain (D): p+**

- **Gate (G):** metal deposited on insulator above channel


### ■ Substrate (called **Body**) is a 4<sup>th</sup> terminal

- Substrate is n-doped

### ■ **Holes** is induced in channel when a **negative** gate voltage is applied

### ■ Holes moves from Source to Drain

- Current flows from S to D



13/24

## CMOS (Complementary MOS)

### ■ CMOS is the prevalent IC technology today

- Since NMOS and PMOS are formed on oppositely doped substrates, one of the transistor needs to be placed in a **well**

- PMOS is placed in an **n well** here.

- Alternatively, NMOS can be placed in p well






Fig. Cross section of a CMOS integrated circuit.

14/24


## Circuit Symbol for NMOS



- 4 terminal including
  - Body (Arrow pointing to channel indicating current flow)
  - substrate is **p-type**



- Modified circuit symbol with arrow on source (Arrow indicating direction of current flow)



- Simplified circuit symbol with body connected to source (or when body effect is unimportant)

- Note in NMOS
  - Drain voltage > Source voltage
  - Current always flows from **Drain to Source**

## Relative Voltage Levels of NMOS



### ■ $V_{th}$ : threshold voltage of NMOS

- $V_{th}$  is usually fixed once a **process (technology)** is selected



Fig. The relative levels of the terminal voltages of the enhancement NMOS transistor for operation in the triode region and in the saturation region.

Analog Circuit (e.g., linear amplifiers) usually biased in Saturation region

Digital circuit (e.g. inverter) and power electronics (switch mode power supply) use Triode region as one of the states

16/24

## Drain Current vs Gate Voltage

### ■ In Saturation Region

$$i_D = \frac{1}{2} k'_n \frac{W}{L} (v_{GS} - V_{tn})^2$$

### ■ To experimentally determine $V_{tn}$ :

$$\sqrt{i_D} \propto (v_{GS} - V_{tn})$$




Fig.  $i_D$ - $v_{GS}$  characteristic of an NMOS transistor operating in the saturation region.

## Output Resistance of MOSFET

### ■ Early Voltage

➤  $V_A$  early voltage,  $V_A = \frac{1}{\lambda}$

➤  $V'_A$  early voltage/length, process dependent

$$V_A = V'_A L$$

### ■ Output resistance of NMOS:

$$r_o \equiv \left[ \frac{\partial i_D}{\partial v_{DS}} \right]_{v_{GS} \text{ constant}}^{-1} = \left[ \lambda \frac{1}{2} k'_n \frac{W}{L} (v_{GS} - V_{tn})^2 \right]^{-1} = \frac{1}{\lambda I_D}$$




Fig. Effect of  $v_{DS}$  on  $i_D$  in the saturation region.

Due to CLM, the output resistance of MOSFET is not infinite, but still a large value at least for long-channel device.

## Finite $r_o$ due to Channel length Modulation

### ■ When $v_{DS} = v_{OV}$

➤ Pinch-off happens




Fig. Increasing  $v_{DS}$  beyond  $v_{DSat}$  causes the channel pinch-off point to move slightly away from the drain, thus reducing the effective channel length (by  $\Delta L$ )

### ■ When $v_{DS} > v_{OV}$


➤ Pinch-off point shifts to the source

$$i_D = \frac{1}{2} k'_n \frac{W}{L} (v_{GS} - V_{tn})^2 (1 + \lambda v_{DS})$$

## Circuit Symbol of PMOS



■ 4 terminal including Body (Arrow pointing from channel indicating substrate is n-type)



■ Modified circuit symbol with arrow on source (Arrow indicating direction of current flow)



■ Simplified circuit symbol with body connected to source (or when the effect of the body on device operation is unimportant)

### ■ Note in PMOS

➤ Source voltage > Drain voltage

➤ Current always flows from Source to Drain

➤ Source is usually drawn on top so current flows downward (convention)

